About the Execution of LoLA for RERS2020-PT-pb102
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4086.411 | 3600000.00 | 3651787.00 | 19856.70 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198100226.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RERS2020-PT-pb102, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198100226
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 71M
-rw-r--r-- 1 mcc users 8.4K Feb 26 08:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 26 08:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 26 08:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 26 08:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 08:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 26 08:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 08:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Feb 26 08:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 70M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-00
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-01
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-02
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-03
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-04
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-05
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-06
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-07
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-08
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-09
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-10
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-11
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-12
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-13
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-14
FORMULA_NAME RERS2020-PT-pb102-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679011581275
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS2020-PT-pb102
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT RERS2020-PT-pb102
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 12051576 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16092128 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 215 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 230 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 235 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 240 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 245 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 250 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 255 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 260 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 265 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 270 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 275 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 280 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 285 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 290 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 300 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 305 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 310 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 320 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 325 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 330 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 227.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 515 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 520 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 525 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 530 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 535 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 540 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 191.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 545 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 550 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 555 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 560 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 565 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 570 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 575 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 580 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 585 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 590 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 645 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 650 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 655 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 660 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 665 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 670 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 675 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 680 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 685 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 690 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 695 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 700 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 705 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 710 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 715 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 720 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 725 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 730 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 735 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 740 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 745 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 750 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 208.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 755 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 760 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 765 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 770 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 775 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 780 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 785 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 800 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 805 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 810 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 815 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 820 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 825 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 835 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 885 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 890 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 895 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 900 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 905 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 910 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 930 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 935 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 940 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 263.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 218.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 225.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 212.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 202.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1891 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1896 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 223.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 219.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2367 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2372 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2377 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2417 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2422 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2427 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2432 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2437 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2442 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2447 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2452 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2457 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2462 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2467 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2472 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2477 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2482 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2487 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2492 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2497 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2502 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2507 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2512 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2517 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 204.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2522 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2527 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2532 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2537 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2542 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2547 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2552 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2557 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2562 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2567 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2572 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2577 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2582 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2587 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2592 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2597 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2602 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2607 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2612 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2617 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2622 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2627 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2632 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2637 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2642 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2647 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2652 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2657 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2662 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2667 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2672 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2677 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2682 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2687 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2692 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2697 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2702 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2707 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2712 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2717 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2722 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 209.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2727 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2732 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2737 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2742 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2747 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2752 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2757 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2762 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2767 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2772 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2777 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2782 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2787 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2792 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2797 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2802 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2807 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2812 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2817 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2822 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2827 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2832 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2837 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2842 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2847 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2852 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2857 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2862 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2867 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2872 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2877 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2882 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2887 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2892 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2897 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2902 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2907 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2912 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2917 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2922 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 197.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2927 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2932 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2937 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2942 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2947 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2952 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2957 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2962 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2967 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2972 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2977 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2982 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2987 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2992 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2997 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3002 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3007 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3012 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3017 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3022 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3027 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3032 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3037 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3042 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3047 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3052 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3057 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3062 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3067 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3072 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3077 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3082 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3087 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3092 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3097 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-13: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-01: EF 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS2020-PT-pb102"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RERS2020-PT-pb102, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198100226"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS2020-PT-pb102.tgz
mv RERS2020-PT-pb102 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;