About the Execution of LoLA for RERS17pb114-PT-5
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3696.495 | 3600000.00 | 3629505.00 | 9893.00 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198000106.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RERS17pb114-PT-5, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198000106
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 73M
-rw-r--r-- 1 mcc users 7.2K Feb 26 04:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 04:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.8K Feb 26 04:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K Feb 26 04:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 16:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.8K Feb 26 05:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 26 05:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 04:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 04:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 73M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-00
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-01
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-02
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-03
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-04
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-05
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-06
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-07
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-08
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-09
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-10
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-11
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-12
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-13
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-14
FORMULA_NAME RERS17pb114-PT-5-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678961531350
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb114-PT-5
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT RERS17pb114-PT-5
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 12439188 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16086516 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 288 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 293 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 298 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 303 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 308 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 313 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 318 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 323 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 511.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 933 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 938 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 943 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 948 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 953 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 958 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 963 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 968 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 973 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 978 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 983 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 988 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 993 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 998 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1003 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1008 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1013 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1018 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1023 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1028 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1033 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1038 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1043 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1048 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1053 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1058 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1063 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1068 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1073 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1078 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1083 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1088 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1093 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1098 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 518.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1283 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1288 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1293 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1298 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1303 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1308 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1313 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1318 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1323 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 546.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1714 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1719 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1724 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1729 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1734 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1739 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1744 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1749 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1754 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1759 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1764 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1769 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1774 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1779 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1784 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1789 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1794 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1799 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1804 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1809 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1814 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1819 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1824 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1829 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1834 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1839 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1844 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1849 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1854 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1859 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1864 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1869 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1874 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1879 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1884 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1889 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1894 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1899 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1904 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1909 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1914 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1919 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1924 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1929 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1934 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1939 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1944 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1949 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1954 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1959 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1964 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1969 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1974 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1979 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1984 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1989 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1994 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1999 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2004 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2009 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2014 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2019 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2024 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2029 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2034 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2039 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2044 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2049 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2054 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2059 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2064 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2069 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2074 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2079 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2084 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2089 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2094 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2099 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2164 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2169 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2174 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2179 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2189 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2194 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2199 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2204 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 512.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2314 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2339 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2344 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2349 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2354 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2359 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2364 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2369 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2374 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2379 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2384 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2389 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2394 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2399 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2404 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2409 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2414 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2419 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2424 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2429 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2434 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2439 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2444 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2449 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2454 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2459 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2464 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2469 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2474 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2479 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2484 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2489 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2494 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2499 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2504 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2509 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2514 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2519 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2524 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2529 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2534 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2539 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2544 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2549 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2554 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2559 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2564 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2569 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2574 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2579 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2584 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2589 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2594 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2599 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2604 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2609 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2614 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2619 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2624 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2629 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2634 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2639 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2644 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2649 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2654 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2659 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2664 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2669 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2674 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2679 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2684 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2689 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2694 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2699 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2704 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2709 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2714 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2719 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2724 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2729 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2734 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2739 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2744 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2749 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2754 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2759 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2764 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2769 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2774 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2779 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2784 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 581.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2789 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2794 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2799 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2804 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2809 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2814 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2819 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2824 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2829 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2834 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2839 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2844 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2849 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2854 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2859 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2864 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2869 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2874 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2879 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2884 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2889 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2894 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2899 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2904 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2909 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2914 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2919 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2924 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2929 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2934 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2939 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2944 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2949 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2954 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2959 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2964 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2969 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2974 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2979 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2984 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2989 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2994 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2999 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3004 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3009 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3014 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3019 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3024 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3029 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3034 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3040 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3045 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3050 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3055 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3060 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3065 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3070 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3075 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3080 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3085 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3090 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3095 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-13: EF 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb114-PT-5"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RERS17pb114-PT-5, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198000106"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb114-PT-5.tgz
mv RERS17pb114-PT-5 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;