About the Execution of LoLA for RERS17pb113-PT-9
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16009.527 | 3600000.00 | 13845854.00 | 1440.70 | F??T???F?F???F?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889197900068.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RERS17pb113-PT-9, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889197900068
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.4K Feb 26 18:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 18:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 18:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 26 18:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 18:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Feb 26 18:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 18:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 26 18:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-00
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-01
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-02
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-03
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-04
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-05
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-06
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-07
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-08
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-09
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-10
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-11
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-12
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-13
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-14
FORMULA_NAME RERS17pb113-PT-9-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678946659998
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-9
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT RERS17pb113-PT-9
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
FORMULA RERS17pb113-PT-9-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-9-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-9-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-9-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-9-LTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-9-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 243768 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16207240 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:499
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:253
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 21 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 26 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 31 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 56 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 81 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 84.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 17.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 21.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 17.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 46 (type EXCL) for 45 RERS17pb113-PT-9-LTLFireability-15
lola: time limit : 206 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 24 RERS17pb113-PT-9-LTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 24 RERS17pb113-PT-9-LTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 24 RERS17pb113-PT-9-LTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
sara: try reading problem file /home/mcc/execution/LTLFireability-50.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 3/206 1/32 RERS17pb113-PT-9-LTLFireability-15 48839 m, 9767 m/sec, 48838 t fired, .
49 EF FNDP 3/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 283 t fired, 1 attempts, .
50 EF STEQ 3/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 3/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 310 m, 62 m/sec, 309 t fired, .
Time elapsed: 301 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 8/206 4/32 RERS17pb113-PT-9-LTLFireability-15 188924 m, 28017 m/sec, 188923 t fired, .
49 EF FNDP 8/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 1164 t fired, 1 attempts, .
50 EF STEQ 8/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 8/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 1191 m, 176 m/sec, 1190 t fired, .
Time elapsed: 306 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 13/206 6/32 RERS17pb113-PT-9-LTLFireability-15 326757 m, 27566 m/sec, 326756 t fired, .
49 EF FNDP 13/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 2027 t fired, 1 attempts, .
50 EF STEQ 13/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 13/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 2055 m, 172 m/sec, 2054 t fired, .
Time elapsed: 311 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 18/206 8/32 RERS17pb113-PT-9-LTLFireability-15 464570 m, 27562 m/sec, 464569 t fired, .
49 EF FNDP 18/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 2911 t fired, 1 attempts, .
50 EF STEQ 18/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 18/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 2952 m, 179 m/sec, 3228 t fired, .
Time elapsed: 316 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 23/206 10/32 RERS17pb113-PT-9-LTLFireability-15 602349 m, 27555 m/sec, 602349 t fired, .
49 EF FNDP 23/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 3826 t fired, 1 attempts, .
50 EF STEQ 23/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 23/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 3879 m, 185 m/sec, 6933 t fired, .
Time elapsed: 321 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 46 (type EXCL) for RERS17pb113-PT-9-LTLFireability-15
lola: result : false
lola: markings : 625899
lola: fired transitions : 625899
lola: time used : 24.000000
lola: memory pages used : 10
lola: LAUNCH task # 40 (type EXCL) for 39 RERS17pb113-PT-9-LTLFireability-13
lola: time limit : 218 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 LTL EXCL 4/218 2/32 RERS17pb113-PT-9-LTLFireability-13 113814 m, 22762 m/sec, 113813 t fired, .
49 EF FNDP 28/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 4741 t fired, 1 attempts, .
50 EF STEQ 28/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 28/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 4809 m, 186 m/sec, 11032 t fired, .
Time elapsed: 326 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 LTL EXCL 9/218 4/32 RERS17pb113-PT-9-LTLFireability-13 251079 m, 27453 m/sec, 251078 t fired, .
49 EF FNDP 33/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 5662 t fired, 1 attempts, .
50 EF STEQ 33/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 33/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 5732 m, 184 m/sec, 15263 t fired, .
Time elapsed: 331 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 LTL EXCL 14/218 7/32 RERS17pb113-PT-9-LTLFireability-13 388055 m, 27395 m/sec, 388054 t fired, .
49 EF FNDP 38/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 6601 t fired, 1 attempts, .
50 EF STEQ 38/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 38/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 6671 m, 187 m/sec, 19092 t fired, .
Time elapsed: 336 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 LTL EXCL 19/218 9/32 RERS17pb113-PT-9-LTLFireability-13 525245 m, 27438 m/sec, 525245 t fired, .
49 EF FNDP 43/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 7562 t fired, 1 attempts, .
50 EF STEQ 43/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 43/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 7626 m, 191 m/sec, 23337 t fired, .
Time elapsed: 341 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 LTL EXCL 24/218 9/32 RERS17pb113-PT-9-LTLFireability-13 661989 m, 27348 m/sec, 661989 t fired, .
49 EF FNDP 48/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 8521 t fired, 1 attempts, .
50 EF STEQ 48/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 48/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 8575 m, 189 m/sec, 27809 t fired, .
Time elapsed: 346 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 LTL EXCL 29/218 10/32 RERS17pb113-PT-9-LTLFireability-13 798712 m, 27344 m/sec, 798712 t fired, .
49 EF FNDP 53/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 9477 t fired, 1 attempts, .
50 EF STEQ 53/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 53/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 9524 m, 189 m/sec, 32794 t fired, .
Time elapsed: 351 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 40 (type EXCL) for RERS17pb113-PT-9-LTLFireability-13
lola: result : false
lola: markings : 915799
lola: fired transitions : 915800
lola: time used : 33.000000
lola: memory pages used : 11
lola: LAUNCH task # 28 (type EXCL) for 27 RERS17pb113-PT-9-LTLFireability-09
lola: time limit : 231 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 1/231 1/32 RERS17pb113-PT-9-LTLFireability-09 18591 m, 3718 m/sec, 18590 t fired, .
49 EF FNDP 58/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 10426 t fired, 1 attempts, .
50 EF STEQ 58/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 58/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 10466 m, 188 m/sec, 37919 t fired, .
Time elapsed: 356 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 6/231 3/32 RERS17pb113-PT-9-LTLFireability-09 158995 m, 28080 m/sec, 158994 t fired, .
49 EF FNDP 63/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 11382 t fired, 1 attempts, .
50 EF STEQ 63/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 63/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 11408 m, 188 m/sec, 42910 t fired, .
Time elapsed: 361 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 11/231 5/32 RERS17pb113-PT-9-LTLFireability-09 299033 m, 28007 m/sec, 299032 t fired, .
49 EF FNDP 68/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 12346 t fired, 1 attempts, .
50 EF STEQ 68/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 68/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 12354 m, 189 m/sec, 47896 t fired, .
Time elapsed: 366 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 LTL EXCL 16/231 7/32 RERS17pb113-PT-9-LTLFireability-09 438447 m, 27882 m/sec, 438446 t fired, .
49 EF FNDP 73/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 13299 t fired, 1 attempts, .
50 EF STEQ 73/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 73/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 13290 m, 187 m/sec, 52496 t fired, .
Time elapsed: 371 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 28 (type EXCL) for RERS17pb113-PT-9-LTLFireability-09
lola: result : false
lola: markings : 504876
lola: fired transitions : 504876
lola: time used : 18.000000
lola: memory pages used : 8
lola: LAUNCH task # 22 (type EXCL) for 21 RERS17pb113-PT-9-LTLFireability-07
lola: time limit : 248 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 3/248 2/32 RERS17pb113-PT-9-LTLFireability-07 73231 m, 14646 m/sec, 73230 t fired, .
49 EF FNDP 78/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 14259 t fired, 1 attempts, .
50 EF STEQ 78/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 78/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 14235 m, 189 m/sec, 57395 t fired, .
Time elapsed: 376 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 8/248 4/32 RERS17pb113-PT-9-LTLFireability-07 213358 m, 28025 m/sec, 213357 t fired, .
49 EF FNDP 83/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 15220 t fired, 1 attempts, .
50 EF STEQ 83/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 83/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 15187 m, 190 m/sec, 62682 t fired, .
Time elapsed: 381 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 13/248 6/32 RERS17pb113-PT-9-LTLFireability-07 352882 m, 27904 m/sec, 352881 t fired, .
49 EF FNDP 88/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 16187 t fired, 1 attempts, .
50 EF STEQ 88/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 88/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 16134 m, 189 m/sec, 67768 t fired, .
Time elapsed: 386 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 18/248 8/32 RERS17pb113-PT-9-LTLFireability-07 492421 m, 27907 m/sec, 492420 t fired, .
49 EF FNDP 93/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 17150 t fired, 1 attempts, .
50 EF STEQ 93/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 93/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 17082 m, 189 m/sec, 72464 t fired, .
Time elapsed: 391 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 22 (type EXCL) for RERS17pb113-PT-9-LTLFireability-07
lola: result : false
lola: markings : 504876
lola: fired transitions : 504876
lola: time used : 18.000000
lola: memory pages used : 8
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-9-LTLFireability-03
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for RERS17pb113-PT-9-LTLFireability-03
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 RERS17pb113-PT-9-LTLFireability-02
lola: time limit : 291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 5/291 3/32 RERS17pb113-PT-9-LTLFireability-02 125999 m, 25199 m/sec, 125998 t fired, .
49 EF FNDP 98/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 18117 t fired, 1 attempts, .
50 EF STEQ 98/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 98/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 18025 m, 188 m/sec, 77554 t fired, .
Time elapsed: 396 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 10/291 5/32 RERS17pb113-PT-9-LTLFireability-02 264512 m, 27702 m/sec, 264511 t fired, .
49 EF FNDP 103/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 19077 t fired, 1 attempts, .
50 EF STEQ 103/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 103/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 18969 m, 188 m/sec, 83344 t fired, .
Time elapsed: 401 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 15/291 7/32 RERS17pb113-PT-9-LTLFireability-02 402240 m, 27545 m/sec, 402239 t fired, .
49 EF FNDP 108/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 20038 t fired, 1 attempts, .
50 EF STEQ 108/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 108/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 19914 m, 189 m/sec, 89561 t fired, .
Time elapsed: 406 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 20/291 9/32 RERS17pb113-PT-9-LTLFireability-02 539673 m, 27486 m/sec, 539677 t fired, .
49 EF FNDP 113/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 21000 t fired, 1 attempts, .
50 EF STEQ 113/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 113/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 20859 m, 189 m/sec, 95778 t fired, .
Time elapsed: 411 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 25/291 11/32 RERS17pb113-PT-9-LTLFireability-02 677180 m, 27501 m/sec, 677184 t fired, .
49 EF FNDP 118/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 21959 t fired, 1 attempts, .
50 EF STEQ 118/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 118/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 21805 m, 189 m/sec, 101426 t fired, .
Time elapsed: 416 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 30/291 13/32 RERS17pb113-PT-9-LTLFireability-02 813494 m, 27262 m/sec, 813497 t fired, .
49 EF FNDP 123/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 22930 t fired, 1 attempts, .
50 EF STEQ 123/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 123/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 22738 m, 186 m/sec, 107653 t fired, .
Time elapsed: 421 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 35/291 15/32 RERS17pb113-PT-9-LTLFireability-02 949234 m, 27148 m/sec, 949237 t fired, .
49 EF FNDP 128/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 23887 t fired, 1 attempts, .
50 EF STEQ 128/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 128/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 23681 m, 188 m/sec, 112093 t fired, .
Time elapsed: 426 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 40/291 17/32 RERS17pb113-PT-9-LTLFireability-02 1084876 m, 27128 m/sec, 1084893 t fired, .
49 EF FNDP 133/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 24844 t fired, 1 attempts, .
50 EF STEQ 133/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 133/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 24628 m, 189 m/sec, 117098 t fired, .
Time elapsed: 431 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 45/291 20/32 RERS17pb113-PT-9-LTLFireability-02 1220762 m, 27177 m/sec, 1220786 t fired, .
49 EF FNDP 138/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 25801 t fired, 1 attempts, .
50 EF STEQ 138/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 138/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 25572 m, 188 m/sec, 122288 t fired, .
Time elapsed: 436 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 50/291 22/32 RERS17pb113-PT-9-LTLFireability-02 1356030 m, 27053 m/sec, 1356057 t fired, .
49 EF FNDP 143/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 26736 t fired, 1 attempts, .
50 EF STEQ 143/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 143/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 26497 m, 185 m/sec, 127155 t fired, .
Time elapsed: 441 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 55/291 24/32 RERS17pb113-PT-9-LTLFireability-02 1491092 m, 27012 m/sec, 1491118 t fired, .
49 EF FNDP 148/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 27643 t fired, 1 attempts, .
50 EF STEQ 148/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 148/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 27390 m, 178 m/sec, 131828 t fired, .
Time elapsed: 446 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 60/291 26/32 RERS17pb113-PT-9-LTLFireability-02 1626085 m, 26998 m/sec, 1626122 t fired, .
49 EF FNDP 153/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 28551 t fired, 1 attempts, .
50 EF STEQ 153/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 153/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 28290 m, 180 m/sec, 136734 t fired, .
Time elapsed: 451 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 65/291 28/32 RERS17pb113-PT-9-LTLFireability-02 1761553 m, 27093 m/sec, 1761597 t fired, .
49 EF FNDP 158/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 29497 t fired, 1 attempts, .
50 EF STEQ 158/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 158/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 29226 m, 187 m/sec, 142606 t fired, .
Time elapsed: 456 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 70/291 30/32 RERS17pb113-PT-9-LTLFireability-02 1896931 m, 27075 m/sec, 1896976 t fired, .
49 EF FNDP 163/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 30446 t fired, 1 attempts, .
50 EF STEQ 163/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 163/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 30164 m, 187 m/sec, 148844 t fired, .
Time elapsed: 461 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 75/291 32/32 RERS17pb113-PT-9-LTLFireability-02 2032548 m, 27123 m/sec, 2032592 t fired, .
49 EF FNDP 168/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 31389 t fired, 1 attempts, .
50 EF STEQ 168/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 168/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 31096 m, 186 m/sec, 154795 t fired, .
Time elapsed: 466 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for RERS17pb113-PT-9-LTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 173/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 32350 t fired, 1 attempts, .
50 EF STEQ 173/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 173/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 32043 m, 189 m/sec, 160447 t fired, .
Time elapsed: 471 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 RERS17pb113-PT-9-LTLFireability-00
lola: time limit : 312 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/312 3/32 RERS17pb113-PT-9-LTLFireability-00 139077 m, 27815 m/sec, 139076 t fired, .
49 EF FNDP 178/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 33301 t fired, 1 attempts, .
50 EF STEQ 178/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 178/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 32974 m, 186 m/sec, 166268 t fired, .
Time elapsed: 476 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/312 5/32 RERS17pb113-PT-9-LTLFireability-00 277296 m, 27643 m/sec, 277295 t fired, .
49 EF FNDP 183/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 34247 t fired, 1 attempts, .
50 EF STEQ 183/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 183/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 33905 m, 186 m/sec, 171898 t fired, .
Time elapsed: 481 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 1 3 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/312 7/32 RERS17pb113-PT-9-LTLFireability-00 414925 m, 27525 m/sec, 414925 t fired, .
49 EF FNDP 188/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 35193 t fired, 1 attempts, .
50 EF STEQ 188/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 188/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 34836 m, 186 m/sec, 177884 t fired, .
Time elapsed: 486 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for RERS17pb113-PT-9-LTLFireability-00
lola: result : false
lola: markings : 504876
lola: fired transitions : 504876
lola: time used : 18.000000
lola: memory pages used : 8
lola: LAUNCH task # 51 (type EXCL) for 24 RERS17pb113-PT-9-LTLFireability-08
lola: time limit : 345 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 193/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 36038 t fired, 1 attempts, .
50 EF STEQ 193/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 2/345 1/32 RERS17pb113-PT-9-LTLFireability-08 269 m, 53 m/sec, 268 t fired, .
52 EF SRCH 193/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 35718 m, 176 m/sec, 183651 t fired, .
Time elapsed: 491 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 198/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 36820 t fired, 1 attempts, .
50 EF STEQ 198/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 7/345 1/32 RERS17pb113-PT-9-LTLFireability-08 1123 m, 170 m/sec, 1122 t fired, .
52 EF SRCH 198/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 36594 m, 175 m/sec, 188915 t fired, .
Time elapsed: 496 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 203/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 37608 t fired, 1 attempts, .
50 EF STEQ 203/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 12/345 1/32 RERS17pb113-PT-9-LTLFireability-08 1989 m, 173 m/sec, 1988 t fired, .
52 EF SRCH 203/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 37469 m, 175 m/sec, 195195 t fired, .
Time elapsed: 501 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 208/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 38394 t fired, 1 attempts, .
50 EF STEQ 208/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 17/345 1/32 RERS17pb113-PT-9-LTLFireability-08 2864 m, 175 m/sec, 2863 t fired, .
52 EF SRCH 208/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 38348 m, 175 m/sec, 201723 t fired, .
Time elapsed: 506 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 213/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 39191 t fired, 1 attempts, .
50 EF STEQ 213/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 22/345 1/32 RERS17pb113-PT-9-LTLFireability-08 3717 m, 170 m/sec, 3716 t fired, .
52 EF SRCH 213/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 39208 m, 172 m/sec, 208237 t fired, .
Time elapsed: 511 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 218/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 39982 t fired, 1 attempts, .
50 EF STEQ 218/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 27/345 1/32 RERS17pb113-PT-9-LTLFireability-08 4582 m, 173 m/sec, 4581 t fired, .
52 EF SRCH 218/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 40074 m, 173 m/sec, 214413 t fired, .
Time elapsed: 516 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 223/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 40761 t fired, 1 attempts, .
50 EF STEQ 223/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 32/345 1/32 RERS17pb113-PT-9-LTLFireability-08 5470 m, 177 m/sec, 5469 t fired, .
52 EF SRCH 223/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 40962 m, 177 m/sec, 219978 t fired, .
Time elapsed: 521 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 228/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 41545 t fired, 1 attempts, .
50 EF STEQ 228/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 37/345 1/32 RERS17pb113-PT-9-LTLFireability-08 6362 m, 178 m/sec, 6361 t fired, .
52 EF SRCH 228/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 41840 m, 175 m/sec, 226247 t fired, .
Time elapsed: 526 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 233/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 42334 t fired, 1 attempts, .
50 EF STEQ 233/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 42/345 1/32 RERS17pb113-PT-9-LTLFireability-08 7279 m, 183 m/sec, 7278 t fired, .
52 EF SRCH 233/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 42725 m, 177 m/sec, 232678 t fired, .
Time elapsed: 531 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 238/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 43117 t fired, 1 attempts, .
50 EF STEQ 238/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 47/345 1/32 RERS17pb113-PT-9-LTLFireability-08 8199 m, 184 m/sec, 8198 t fired, .
52 EF SRCH 238/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 43638 m, 182 m/sec, 237160 t fired, .
Time elapsed: 536 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 243/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 43903 t fired, 1 attempts, .
50 EF STEQ 243/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 52/345 1/32 RERS17pb113-PT-9-LTLFireability-08 9121 m, 184 m/sec, 9120 t fired, .
52 EF SRCH 243/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 44543 m, 181 m/sec, 242500 t fired, .
Time elapsed: 541 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 248/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 44685 t fired, 1 attempts, .
50 EF STEQ 248/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 57/345 1/32 RERS17pb113-PT-9-LTLFireability-08 10033 m, 182 m/sec, 10032 t fired, .
52 EF SRCH 248/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 45445 m, 180 m/sec, 248350 t fired, .
Time elapsed: 546 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 253/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 45465 t fired, 1 attempts, .
50 EF STEQ 253/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 62/345 1/32 RERS17pb113-PT-9-LTLFireability-08 10951 m, 183 m/sec, 10950 t fired, .
52 EF SRCH 253/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 46340 m, 179 m/sec, 253567 t fired, .
Time elapsed: 551 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 258/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 46250 t fired, 1 attempts, .
50 EF STEQ 258/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 67/345 1/32 RERS17pb113-PT-9-LTLFireability-08 11874 m, 184 m/sec, 11873 t fired, .
52 EF SRCH 258/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 47237 m, 179 m/sec, 258724 t fired, .
Time elapsed: 556 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 263/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 47074 t fired, 1 attempts, .
50 EF STEQ 263/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 72/345 1/32 RERS17pb113-PT-9-LTLFireability-08 12784 m, 182 m/sec, 12783 t fired, .
52 EF SRCH 263/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 48123 m, 177 m/sec, 263332 t fired, .
Time elapsed: 561 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 268/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 47991 t fired, 1 attempts, .
50 EF STEQ 268/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 77/345 1/32 RERS17pb113-PT-9-LTLFireability-08 13801 m, 203 m/sec, 13807 t fired, .
52 EF SRCH 268/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 49120 m, 199 m/sec, 268720 t fired, .
Time elapsed: 566 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 273/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 48978 t fired, 1 attempts, .
50 EF STEQ 273/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 82/345 1/32 RERS17pb113-PT-9-LTLFireability-08 14914 m, 222 m/sec, 14926 t fired, .
52 EF SRCH 273/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 50205 m, 217 m/sec, 274501 t fired, .
Time elapsed: 571 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 278/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 50005 t fired, 1 attempts, .
50 EF STEQ 278/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 87/345 1/32 RERS17pb113-PT-9-LTLFireability-08 15933 m, 203 m/sec, 15947 t fired, .
52 EF SRCH 278/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 51197 m, 198 m/sec, 280561 t fired, .
Time elapsed: 576 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 283/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 51022 t fired, 1 attempts, .
50 EF STEQ 283/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 92/345 1/32 RERS17pb113-PT-9-LTLFireability-08 16938 m, 201 m/sec, 16952 t fired, .
52 EF SRCH 283/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 52174 m, 195 m/sec, 286807 t fired, .
Time elapsed: 581 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 288/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 52049 t fired, 1 attempts, .
50 EF STEQ 288/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 97/345 1/32 RERS17pb113-PT-9-LTLFireability-08 17960 m, 204 m/sec, 17976 t fired, .
52 EF SRCH 288/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 53179 m, 201 m/sec, 291818 t fired, .
Time elapsed: 586 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 293/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 53080 t fired, 1 attempts, .
50 EF STEQ 293/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 102/345 1/32 RERS17pb113-PT-9-LTLFireability-08 18997 m, 207 m/sec, 19023 t fired, .
52 EF SRCH 293/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 54190 m, 202 m/sec, 296627 t fired, .
Time elapsed: 591 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 298/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 54123 t fired, 1 attempts, .
50 EF STEQ 298/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 107/345 1/32 RERS17pb113-PT-9-LTLFireability-08 20042 m, 209 m/sec, 20077 t fired, .
52 EF SRCH 298/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 55223 m, 206 m/sec, 302219 t fired, .
Time elapsed: 596 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 303/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 55197 t fired, 1 attempts, .
50 EF STEQ 303/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 112/345 1/32 RERS17pb113-PT-9-LTLFireability-08 21141 m, 219 m/sec, 21180 t fired, .
52 EF SRCH 303/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 56299 m, 215 m/sec, 308418 t fired, .
Time elapsed: 601 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 308/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 56438 t fired, 1 attempts, .
50 EF STEQ 308/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 117/345 1/32 RERS17pb113-PT-9-LTLFireability-08 22387 m, 249 m/sec, 22429 t fired, .
52 EF SRCH 308/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 57491 m, 238 m/sec, 314834 t fired, .
Time elapsed: 606 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 313/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 57717 t fired, 1 attempts, .
50 EF STEQ 313/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 122/345 1/32 RERS17pb113-PT-9-LTLFireability-08 23676 m, 257 m/sec, 23720 t fired, .
52 EF SRCH 313/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 58710 m, 243 m/sec, 322077 t fired, .
Time elapsed: 611 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 318/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 59004 t fired, 1 attempts, .
50 EF STEQ 318/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 127/345 1/32 RERS17pb113-PT-9-LTLFireability-08 24971 m, 259 m/sec, 25024 t fired, .
52 EF SRCH 318/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 59941 m, 246 m/sec, 329492 t fired, .
Time elapsed: 616 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 323/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 60285 t fired, 1 attempts, .
50 EF STEQ 323/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 132/345 1/32 RERS17pb113-PT-9-LTLFireability-08 26251 m, 256 m/sec, 26314 t fired, .
52 EF SRCH 323/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 61169 m, 245 m/sec, 337973 t fired, .
Time elapsed: 621 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 328/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 61568 t fired, 1 attempts, .
50 EF STEQ 328/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 137/345 1/32 RERS17pb113-PT-9-LTLFireability-08 27540 m, 257 m/sec, 27607 t fired, .
52 EF SRCH 328/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 62395 m, 245 m/sec, 345573 t fired, .
Time elapsed: 626 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 333/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 62859 t fired, 1 attempts, .
50 EF STEQ 333/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 142/345 1/32 RERS17pb113-PT-9-LTLFireability-08 28833 m, 258 m/sec, 28903 t fired, .
52 EF SRCH 333/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 63628 m, 246 m/sec, 352909 t fired, .
Time elapsed: 631 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 338/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 64147 t fired, 1 attempts, .
50 EF STEQ 338/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 147/345 1/32 RERS17pb113-PT-9-LTLFireability-08 30129 m, 259 m/sec, 30201 t fired, .
52 EF SRCH 338/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 64861 m, 246 m/sec, 360271 t fired, .
Time elapsed: 636 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 343/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 65432 t fired, 1 attempts, .
50 EF STEQ 343/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 152/345 1/32 RERS17pb113-PT-9-LTLFireability-08 31421 m, 258 m/sec, 31504 t fired, .
52 EF SRCH 343/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 66089 m, 245 m/sec, 368812 t fired, .
Time elapsed: 641 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 348/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 66698 t fired, 1 attempts, .
50 EF STEQ 348/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 157/345 1/32 RERS17pb113-PT-9-LTLFireability-08 32690 m, 253 m/sec, 32785 t fired, .
52 EF SRCH 348/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 67303 m, 242 m/sec, 376429 t fired, .
Time elapsed: 646 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 353/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 67964 t fired, 1 attempts, .
50 EF STEQ 353/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 162/345 1/32 RERS17pb113-PT-9-LTLFireability-08 33960 m, 254 m/sec, 34055 t fired, .
52 EF SRCH 353/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 68505 m, 240 m/sec, 384845 t fired, .
Time elapsed: 651 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 358/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 69228 t fired, 1 attempts, .
50 EF STEQ 358/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 167/345 1/32 RERS17pb113-PT-9-LTLFireability-08 35236 m, 255 m/sec, 35331 t fired, .
52 EF SRCH 358/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 69714 m, 241 m/sec, 393263 t fired, .
Time elapsed: 656 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 363/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 70492 t fired, 1 attempts, .
50 EF STEQ 363/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 172/345 1/32 RERS17pb113-PT-9-LTLFireability-08 36508 m, 254 m/sec, 36603 t fired, .
52 EF SRCH 363/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 70920 m, 241 m/sec, 402910 t fired, .
Time elapsed: 661 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 368/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 71777 t fired, 1 attempts, .
50 EF STEQ 368/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 177/345 1/32 RERS17pb113-PT-9-LTLFireability-08 37798 m, 258 m/sec, 37893 t fired, .
52 EF SRCH 368/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 72145 m, 245 m/sec, 411774 t fired, .
Time elapsed: 666 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 373/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 73050 t fired, 1 attempts, .
50 EF STEQ 373/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 182/345 1/32 RERS17pb113-PT-9-LTLFireability-08 39078 m, 256 m/sec, 39173 t fired, .
52 EF SRCH 373/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 73369 m, 244 m/sec, 419685 t fired, .
Time elapsed: 671 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 378/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 74327 t fired, 1 attempts, .
50 EF STEQ 378/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 187/345 1/32 RERS17pb113-PT-9-LTLFireability-08 40359 m, 256 m/sec, 40454 t fired, .
52 EF SRCH 378/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 74594 m, 245 m/sec, 427106 t fired, .
Time elapsed: 676 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 383/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 75608 t fired, 1 attempts, .
50 EF STEQ 383/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 192/345 1/32 RERS17pb113-PT-9-LTLFireability-08 41647 m, 257 m/sec, 41742 t fired, .
52 EF SRCH 383/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 75812 m, 243 m/sec, 434462 t fired, .
Time elapsed: 681 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 388/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 76887 t fired, 1 attempts, .
50 EF STEQ 388/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 197/345 1/32 RERS17pb113-PT-9-LTLFireability-08 42931 m, 256 m/sec, 43026 t fired, .
52 EF SRCH 388/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 77024 m, 242 m/sec, 441633 t fired, .
Time elapsed: 686 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 393/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 78168 t fired, 1 attempts, .
50 EF STEQ 393/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 202/345 1/32 RERS17pb113-PT-9-LTLFireability-08 44219 m, 257 m/sec, 44314 t fired, .
52 EF SRCH 393/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 78237 m, 242 m/sec, 449998 t fired, .
Time elapsed: 691 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 398/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 79448 t fired, 1 attempts, .
50 EF STEQ 398/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 207/345 1/32 RERS17pb113-PT-9-LTLFireability-08 45503 m, 256 m/sec, 45598 t fired, .
52 EF SRCH 398/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 79448 m, 242 m/sec, 457620 t fired, .
Time elapsed: 696 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 403/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 80728 t fired, 1 attempts, .
50 EF STEQ 403/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 212/345 1/32 RERS17pb113-PT-9-LTLFireability-08 46788 m, 257 m/sec, 46883 t fired, .
52 EF SRCH 403/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 80658 m, 242 m/sec, 465905 t fired, .
Time elapsed: 701 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 408/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 82009 t fired, 1 attempts, .
50 EF STEQ 408/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 217/345 1/32 RERS17pb113-PT-9-LTLFireability-08 48073 m, 257 m/sec, 48168 t fired, .
52 EF SRCH 408/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 81867 m, 241 m/sec, 474229 t fired, .
Time elapsed: 706 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 413/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 83274 t fired, 1 attempts, .
50 EF STEQ 413/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 222/345 1/32 RERS17pb113-PT-9-LTLFireability-08 49343 m, 254 m/sec, 49438 t fired, .
52 EF SRCH 413/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 83057 m, 238 m/sec, 483854 t fired, .
Time elapsed: 711 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 418/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 84504 t fired, 1 attempts, .
50 EF STEQ 418/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 227/345 1/32 RERS17pb113-PT-9-LTLFireability-08 50575 m, 246 m/sec, 50670 t fired, .
52 EF SRCH 418/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 84221 m, 232 m/sec, 492638 t fired, .
Time elapsed: 716 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 423/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 85741 t fired, 1 attempts, .
50 EF STEQ 423/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 232/345 1/32 RERS17pb113-PT-9-LTLFireability-08 51815 m, 248 m/sec, 51911 t fired, .
52 EF SRCH 423/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 85398 m, 235 m/sec, 500582 t fired, .
Time elapsed: 721 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 428/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 86982 t fired, 1 attempts, .
50 EF STEQ 428/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 237/345 1/32 RERS17pb113-PT-9-LTLFireability-08 53056 m, 248 m/sec, 53155 t fired, .
52 EF SRCH 428/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 86570 m, 234 m/sec, 508534 t fired, .
Time elapsed: 726 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 433/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 88224 t fired, 1 attempts, .
50 EF STEQ 433/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 242/345 1/32 RERS17pb113-PT-9-LTLFireability-08 54302 m, 249 m/sec, 54401 t fired, .
52 EF SRCH 433/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 87750 m, 236 m/sec, 517769 t fired, .
Time elapsed: 731 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 438/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 89464 t fired, 1 attempts, .
50 EF STEQ 438/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 247/345 1/32 RERS17pb113-PT-9-LTLFireability-08 55543 m, 248 m/sec, 55642 t fired, .
52 EF SRCH 438/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 88924 m, 234 m/sec, 526952 t fired, .
Time elapsed: 736 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 443/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 90726 t fired, 1 attempts, .
50 EF STEQ 443/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 252/345 1/32 RERS17pb113-PT-9-LTLFireability-08 56808 m, 253 m/sec, 56912 t fired, .
52 EF SRCH 443/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 90120 m, 239 m/sec, 536242 t fired, .
Time elapsed: 741 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 448/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 92015 t fired, 1 attempts, .
50 EF STEQ 448/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 257/345 1/32 RERS17pb113-PT-9-LTLFireability-08 58105 m, 259 m/sec, 58209 t fired, .
52 EF SRCH 448/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 91333 m, 242 m/sec, 546679 t fired, .
Time elapsed: 746 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 453/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 93311 t fired, 1 attempts, .
50 EF STEQ 453/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 262/345 1/32 RERS17pb113-PT-9-LTLFireability-08 59415 m, 262 m/sec, 59519 t fired, .
52 EF SRCH 453/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 92556 m, 244 m/sec, 556856 t fired, .
Time elapsed: 751 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 458/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 94620 t fired, 1 attempts, .
50 EF STEQ 458/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 267/345 1/32 RERS17pb113-PT-9-LTLFireability-08 60732 m, 263 m/sec, 60836 t fired, .
52 EF SRCH 458/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 93794 m, 247 m/sec, 566957 t fired, .
Time elapsed: 756 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 463/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 95926 t fired, 1 attempts, .
50 EF STEQ 463/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 272/345 1/32 RERS17pb113-PT-9-LTLFireability-08 62052 m, 264 m/sec, 62156 t fired, .
52 EF SRCH 463/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 95031 m, 247 m/sec, 575937 t fired, .
Time elapsed: 761 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 468/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 97236 t fired, 1 attempts, .
50 EF STEQ 468/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 277/345 1/32 RERS17pb113-PT-9-LTLFireability-08 63372 m, 264 m/sec, 63478 t fired, .
52 EF SRCH 468/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 96278 m, 249 m/sec, 585226 t fired, .
Time elapsed: 766 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 473/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 98547 t fired, 1 attempts, .
50 EF STEQ 473/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 282/345 1/32 RERS17pb113-PT-9-LTLFireability-08 64695 m, 264 m/sec, 64801 t fired, .
52 EF SRCH 473/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 97537 m, 251 m/sec, 593105 t fired, .
Time elapsed: 771 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 478/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 99856 t fired, 1 attempts, .
50 EF STEQ 478/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 287/345 1/32 RERS17pb113-PT-9-LTLFireability-08 66014 m, 263 m/sec, 66123 t fired, .
52 EF SRCH 478/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 98788 m, 250 m/sec, 600998 t fired, .
Time elapsed: 776 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 483/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 101163 t fired, 1 attempts, .
50 EF STEQ 483/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 292/345 1/32 RERS17pb113-PT-9-LTLFireability-08 67335 m, 264 m/sec, 67454 t fired, .
52 EF SRCH 483/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 100031 m, 248 m/sec, 609457 t fired, .
Time elapsed: 781 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 488/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 102462 t fired, 1 attempts, .
50 EF STEQ 488/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 297/345 1/32 RERS17pb113-PT-9-LTLFireability-08 68647 m, 262 m/sec, 68770 t fired, .
52 EF SRCH 488/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 101261 m, 246 m/sec, 619034 t fired, .
Time elapsed: 786 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 493/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 103752 t fired, 1 attempts, .
50 EF STEQ 493/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 302/345 1/32 RERS17pb113-PT-9-LTLFireability-08 69948 m, 260 m/sec, 70072 t fired, .
52 EF SRCH 493/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 102488 m, 245 m/sec, 624786 t fired, .
Time elapsed: 791 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 498/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 105044 t fired, 1 attempts, .
50 EF STEQ 498/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 307/345 1/32 RERS17pb113-PT-9-LTLFireability-08 71250 m, 260 m/sec, 71375 t fired, .
52 EF SRCH 498/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 103718 m, 246 m/sec, 631544 t fired, .
Time elapsed: 796 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 503/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 106349 t fired, 1 attempts, .
50 EF STEQ 503/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 312/345 1/32 RERS17pb113-PT-9-LTLFireability-08 72567 m, 263 m/sec, 72699 t fired, .
52 EF SRCH 503/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 104981 m, 252 m/sec, 638069 t fired, .
Time elapsed: 801 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 508/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 107658 t fired, 1 attempts, .
50 EF STEQ 508/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 317/345 1/32 RERS17pb113-PT-9-LTLFireability-08 73891 m, 264 m/sec, 74033 t fired, .
52 EF SRCH 508/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 106238 m, 251 m/sec, 645441 t fired, .
Time elapsed: 806 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 513/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 108970 t fired, 1 attempts, .
50 EF STEQ 513/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 322/345 1/32 RERS17pb113-PT-9-LTLFireability-08 75206 m, 263 m/sec, 75353 t fired, .
52 EF SRCH 513/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 107482 m, 248 m/sec, 653968 t fired, .
Time elapsed: 811 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 518/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 110289 t fired, 1 attempts, .
50 EF STEQ 518/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 327/345 1/32 RERS17pb113-PT-9-LTLFireability-08 76538 m, 266 m/sec, 76695 t fired, .
52 EF SRCH 518/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 108761 m, 255 m/sec, 661190 t fired, .
Time elapsed: 816 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 523/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 111579 t fired, 1 attempts, .
50 EF STEQ 523/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 332/345 1/32 RERS17pb113-PT-9-LTLFireability-08 77840 m, 260 m/sec, 78007 t fired, .
52 EF SRCH 523/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 109998 m, 247 m/sec, 667694 t fired, .
Time elapsed: 821 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 528/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 112875 t fired, 1 attempts, .
50 EF STEQ 528/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 337/345 1/32 RERS17pb113-PT-9-LTLFireability-08 79150 m, 262 m/sec, 79337 t fired, .
52 EF SRCH 528/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 111223 m, 245 m/sec, 675355 t fired, .
Time elapsed: 826 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 4 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 533/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 114180 t fired, 1 attempts, .
50 EF STEQ 533/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
51 EF EXCL 342/345 1/32 RERS17pb113-PT-9-LTLFireability-08 80469 m, 263 m/sec, 80656 t fired, .
52 EF SRCH 533/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 112463 m, 248 m/sec, 683564 t fired, .
Time elapsed: 831 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for RERS17pb113-PT-9-LTLFireability-08 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 538/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 115492 t fired, 1 attempts, .
50 EF STEQ 538/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 538/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 113722 m, 251 m/sec, 691689 t fired, .
Time elapsed: 836 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 RERS17pb113-PT-9-LTLFireability-12
lola: time limit : 345 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 5/345 1/32 RERS17pb113-PT-9-LTLFireability-12 358 m, 71 m/sec, 357 t fired, .
49 EF FNDP 543/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 116671 t fired, 1 attempts, .
50 EF STEQ 543/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 543/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 114864 m, 228 m/sec, 699959 t fired, .
Time elapsed: 841 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 10/345 1/32 RERS17pb113-PT-9-LTLFireability-12 721 m, 72 m/sec, 720 t fired, .
49 EF FNDP 548/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 117845 t fired, 1 attempts, .
50 EF STEQ 548/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 548/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 115993 m, 225 m/sec, 708841 t fired, .
Time elapsed: 846 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 15/345 1/32 RERS17pb113-PT-9-LTLFireability-12 1048 m, 65 m/sec, 1047 t fired, .
49 EF FNDP 553/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 119015 t fired, 1 attempts, .
50 EF STEQ 553/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 553/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 117146 m, 230 m/sec, 716283 t fired, .
Time elapsed: 851 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 20/345 1/32 RERS17pb113-PT-9-LTLFireability-12 1322 m, 54 m/sec, 1321 t fired, .
49 EF FNDP 558/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 120192 t fired, 1 attempts, .
50 EF STEQ 558/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 558/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 118270 m, 224 m/sec, 723193 t fired, .
Time elapsed: 856 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 25/345 1/32 RERS17pb113-PT-9-LTLFireability-12 1685 m, 72 m/sec, 1684 t fired, .
49 EF FNDP 563/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 121371 t fired, 1 attempts, .
50 EF STEQ 563/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 563/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 119397 m, 225 m/sec, 730730 t fired, .
Time elapsed: 861 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 30/345 1/32 RERS17pb113-PT-9-LTLFireability-12 2050 m, 73 m/sec, 2049 t fired, .
49 EF FNDP 568/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 122525 t fired, 1 attempts, .
50 EF STEQ 568/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 568/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 120501 m, 220 m/sec, 738163 t fired, .
Time elapsed: 866 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 35/345 1/32 RERS17pb113-PT-9-LTLFireability-12 2419 m, 73 m/sec, 2418 t fired, .
49 EF FNDP 573/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 123686 t fired, 1 attempts, .
50 EF STEQ 573/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 573/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 121619 m, 223 m/sec, 744744 t fired, .
Time elapsed: 871 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 40/345 1/32 RERS17pb113-PT-9-LTLFireability-12 2793 m, 74 m/sec, 2792 t fired, .
49 EF FNDP 578/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 124858 t fired, 1 attempts, .
50 EF STEQ 578/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 578/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 122744 m, 225 m/sec, 751468 t fired, .
Time elapsed: 876 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 45/345 1/32 RERS17pb113-PT-9-LTLFireability-12 3162 m, 73 m/sec, 3161 t fired, .
49 EF FNDP 583/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 126010 t fired, 1 attempts, .
50 EF STEQ 583/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 583/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 123864 m, 224 m/sec, 759120 t fired, .
Time elapsed: 881 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 50/345 1/32 RERS17pb113-PT-9-LTLFireability-12 3534 m, 74 m/sec, 3533 t fired, .
49 EF FNDP 588/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 127149 t fired, 1 attempts, .
50 EF STEQ 588/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 588/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 124981 m, 223 m/sec, 765960 t fired, .
Time elapsed: 886 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 55/345 1/32 RERS17pb113-PT-9-LTLFireability-12 3907 m, 74 m/sec, 3906 t fired, .
49 EF FNDP 593/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 128320 t fired, 1 attempts, .
50 EF STEQ 593/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 593/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 126118 m, 227 m/sec, 773867 t fired, .
Time elapsed: 891 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 60/345 1/32 RERS17pb113-PT-9-LTLFireability-12 4284 m, 75 m/sec, 4283 t fired, .
49 EF FNDP 598/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 129475 t fired, 1 attempts, .
50 EF STEQ 598/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 598/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 127237 m, 223 m/sec, 782733 t fired, .
Time elapsed: 896 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 65/345 1/32 RERS17pb113-PT-9-LTLFireability-12 4664 m, 76 m/sec, 4663 t fired, .
49 EF FNDP 603/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 130662 t fired, 1 attempts, .
50 EF STEQ 603/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 603/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 128396 m, 231 m/sec, 790703 t fired, .
Time elapsed: 901 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 70/345 1/32 RERS17pb113-PT-9-LTLFireability-12 5047 m, 76 m/sec, 5046 t fired, .
49 EF FNDP 608/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 131842 t fired, 1 attempts, .
50 EF STEQ 608/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 608/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 129542 m, 229 m/sec, 797702 t fired, .
Time elapsed: 906 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 75/345 1/32 RERS17pb113-PT-9-LTLFireability-12 5431 m, 76 m/sec, 5430 t fired, .
49 EF FNDP 613/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 133036 t fired, 1 attempts, .
50 EF STEQ 613/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 613/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 130690 m, 229 m/sec, 805715 t fired, .
Time elapsed: 911 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 80/345 1/32 RERS17pb113-PT-9-LTLFireability-12 5815 m, 76 m/sec, 5814 t fired, .
49 EF FNDP 618/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 134236 t fired, 1 attempts, .
50 EF STEQ 618/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 618/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 131846 m, 231 m/sec, 814626 t fired, .
Time elapsed: 916 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 85/345 1/32 RERS17pb113-PT-9-LTLFireability-12 6193 m, 75 m/sec, 6192 t fired, .
49 EF FNDP 623/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 135414 t fired, 1 attempts, .
50 EF STEQ 623/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 623/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 132988 m, 228 m/sec, 822872 t fired, .
Time elapsed: 921 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 90/345 1/32 RERS17pb113-PT-9-LTLFireability-12 6577 m, 76 m/sec, 6576 t fired, .
49 EF FNDP 628/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 136609 t fired, 1 attempts, .
50 EF STEQ 628/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 628/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 134140 m, 230 m/sec, 832045 t fired, .
Time elapsed: 926 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 95/345 1/32 RERS17pb113-PT-9-LTLFireability-12 6936 m, 71 m/sec, 6935 t fired, .
49 EF FNDP 633/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 137811 t fired, 1 attempts, .
50 EF STEQ 633/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 633/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 135285 m, 229 m/sec, 842391 t fired, .
Time elapsed: 931 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 100/345 1/32 RERS17pb113-PT-9-LTLFireability-12 7322 m, 77 m/sec, 7321 t fired, .
49 EF FNDP 638/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 139006 t fired, 1 attempts, .
50 EF STEQ 638/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 638/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 136442 m, 231 m/sec, 851631 t fired, .
Time elapsed: 936 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 105/345 1/32 RERS17pb113-PT-9-LTLFireability-12 7708 m, 77 m/sec, 7707 t fired, .
49 EF FNDP 643/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 140180 t fired, 1 attempts, .
50 EF STEQ 643/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 643/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 137583 m, 228 m/sec, 859663 t fired, .
Time elapsed: 941 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 110/345 1/32 RERS17pb113-PT-9-LTLFireability-12 8091 m, 76 m/sec, 8090 t fired, .
49 EF FNDP 648/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 141352 t fired, 1 attempts, .
50 EF STEQ 648/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 648/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 138705 m, 224 m/sec, 867854 t fired, .
Time elapsed: 946 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 115/345 1/32 RERS17pb113-PT-9-LTLFireability-12 8484 m, 78 m/sec, 8483 t fired, .
49 EF FNDP 653/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 142536 t fired, 1 attempts, .
50 EF STEQ 653/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 653/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 139846 m, 228 m/sec, 876797 t fired, .
Time elapsed: 951 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 120/345 1/32 RERS17pb113-PT-9-LTLFireability-12 8872 m, 77 m/sec, 8871 t fired, .
49 EF FNDP 658/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 143737 t fired, 1 attempts, .
50 EF STEQ 658/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 658/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 140991 m, 229 m/sec, 885549 t fired, .
Time elapsed: 956 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 125/345 1/32 RERS17pb113-PT-9-LTLFireability-12 9257 m, 77 m/sec, 9256 t fired, .
49 EF FNDP 663/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 144924 t fired, 1 attempts, .
50 EF STEQ 663/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 663/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 142155 m, 232 m/sec, 892207 t fired, .
Time elapsed: 961 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 130/345 1/32 RERS17pb113-PT-9-LTLFireability-12 9646 m, 77 m/sec, 9645 t fired, .
49 EF FNDP 668/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 146115 t fired, 1 attempts, .
50 EF STEQ 668/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 668/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 143313 m, 231 m/sec, 900279 t fired, .
Time elapsed: 966 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 135/345 1/32 RERS17pb113-PT-9-LTLFireability-12 10033 m, 77 m/sec, 10032 t fired, .
49 EF FNDP 673/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 147311 t fired, 1 attempts, .
50 EF STEQ 673/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 673/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 144471 m, 231 m/sec, 908723 t fired, .
Time elapsed: 971 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 140/345 1/32 RERS17pb113-PT-9-LTLFireability-12 10421 m, 77 m/sec, 10420 t fired, .
49 EF FNDP 678/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 148511 t fired, 1 attempts, .
50 EF STEQ 678/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 678/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 145613 m, 228 m/sec, 915465 t fired, .
Time elapsed: 976 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 145/345 1/32 RERS17pb113-PT-9-LTLFireability-12 10808 m, 77 m/sec, 10807 t fired, .
49 EF FNDP 683/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 149697 t fired, 1 attempts, .
50 EF STEQ 683/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 683/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 146763 m, 230 m/sec, 922393 t fired, .
Time elapsed: 981 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 150/345 1/32 RERS17pb113-PT-9-LTLFireability-12 11196 m, 77 m/sec, 11195 t fired, .
49 EF FNDP 688/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 150901 t fired, 1 attempts, .
50 EF STEQ 688/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 688/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 147928 m, 233 m/sec, 930467 t fired, .
Time elapsed: 986 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 155/345 1/32 RERS17pb113-PT-9-LTLFireability-12 11583 m, 77 m/sec, 11582 t fired, .
49 EF FNDP 693/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 152102 t fired, 1 attempts, .
50 EF STEQ 693/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 693/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 149074 m, 229 m/sec, 937709 t fired, .
Time elapsed: 991 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 160/345 1/32 RERS17pb113-PT-9-LTLFireability-12 11973 m, 78 m/sec, 11972 t fired, .
49 EF FNDP 698/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 153312 t fired, 1 attempts, .
50 EF STEQ 698/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 698/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 150223 m, 229 m/sec, 945031 t fired, .
Time elapsed: 996 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 165/345 1/32 RERS17pb113-PT-9-LTLFireability-12 12347 m, 74 m/sec, 12346 t fired, .
49 EF FNDP 703/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 154518 t fired, 1 attempts, .
50 EF STEQ 703/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 703/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 151374 m, 230 m/sec, 953207 t fired, .
Time elapsed: 1001 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 170/345 1/32 RERS17pb113-PT-9-LTLFireability-12 12726 m, 75 m/sec, 12725 t fired, .
49 EF FNDP 708/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 155686 t fired, 1 attempts, .
50 EF STEQ 708/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 708/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 152496 m, 224 m/sec, 962184 t fired, .
Time elapsed: 1006 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 175/345 1/32 RERS17pb113-PT-9-LTLFireability-12 13110 m, 76 m/sec, 13109 t fired, .
49 EF FNDP 713/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 156851 t fired, 1 attempts, .
50 EF STEQ 713/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 713/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 153614 m, 223 m/sec, 969982 t fired, .
Time elapsed: 1011 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 180/345 1/32 RERS17pb113-PT-9-LTLFireability-12 13492 m, 76 m/sec, 13491 t fired, .
49 EF FNDP 718/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 158010 t fired, 1 attempts, .
50 EF STEQ 718/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 718/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 154734 m, 224 m/sec, 977946 t fired, .
Time elapsed: 1016 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 185/345 1/32 RERS17pb113-PT-9-LTLFireability-12 13881 m, 77 m/sec, 13880 t fired, .
49 EF FNDP 723/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 159218 t fired, 1 attempts, .
50 EF STEQ 723/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 723/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 155888 m, 230 m/sec, 985580 t fired, .
Time elapsed: 1021 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 190/345 1/32 RERS17pb113-PT-9-LTLFireability-12 14277 m, 79 m/sec, 14276 t fired, .
49 EF FNDP 728/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 160447 t fired, 1 attempts, .
50 EF STEQ 728/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 728/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 157073 m, 237 m/sec, 994018 t fired, .
Time elapsed: 1026 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 195/345 1/32 RERS17pb113-PT-9-LTLFireability-12 14663 m, 77 m/sec, 14662 t fired, .
49 EF FNDP 733/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 161641 t fired, 1 attempts, .
50 EF STEQ 733/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 733/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 158219 m, 229 m/sec, 1003239 t fired, .
Time elapsed: 1031 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 200/345 1/32 RERS17pb113-PT-9-LTLFireability-12 15038 m, 75 m/sec, 15037 t fired, .
49 EF FNDP 738/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 162830 t fired, 1 attempts, .
50 EF STEQ 738/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 738/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 159372 m, 230 m/sec, 1011504 t fired, .
Time elapsed: 1036 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 205/345 1/32 RERS17pb113-PT-9-LTLFireability-12 15424 m, 77 m/sec, 15423 t fired, .
49 EF FNDP 743/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 164014 t fired, 1 attempts, .
50 EF STEQ 743/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 743/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 160498 m, 225 m/sec, 1020036 t fired, .
Time elapsed: 1041 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 210/345 1/32 RERS17pb113-PT-9-LTLFireability-12 15814 m, 78 m/sec, 15813 t fired, .
49 EF FNDP 748/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 165209 t fired, 1 attempts, .
50 EF STEQ 748/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 748/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 161629 m, 226 m/sec, 1029178 t fired, .
Time elapsed: 1046 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 215/345 1/32 RERS17pb113-PT-9-LTLFireability-12 16202 m, 77 m/sec, 16201 t fired, .
49 EF FNDP 753/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 166401 t fired, 1 attempts, .
50 EF STEQ 753/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 753/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 162776 m, 229 m/sec, 1038858 t fired, .
Time elapsed: 1051 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 220/345 1/32 RERS17pb113-PT-9-LTLFireability-12 16586 m, 76 m/sec, 16585 t fired, .
49 EF FNDP 758/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 167533 t fired, 1 attempts, .
50 EF STEQ 758/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 758/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 163876 m, 220 m/sec, 1048419 t fired, .
Time elapsed: 1056 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 225/345 1/32 RERS17pb113-PT-9-LTLFireability-12 16972 m, 77 m/sec, 16971 t fired, .
49 EF FNDP 763/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 168672 t fired, 1 attempts, .
50 EF STEQ 763/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 763/3302 1/5 RERS17pb113-PT-9-LTLFireability-08 164961 m, 217 m/sec, 1057663 t fired, .
Time elapsed: 1061 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 230/345 1/32 RERS17pb113-PT-9-LTLFireability-12 17355 m, 76 m/sec, 17354 t fired, .
49 EF FNDP 768/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 169796 t fired, 1 attempts, .
50 EF STEQ 768/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 768/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 166057 m, 219 m/sec, 1065647 t fired, .
Time elapsed: 1066 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 235/345 1/32 RERS17pb113-PT-9-LTLFireability-12 17738 m, 76 m/sec, 17737 t fired, .
49 EF FNDP 773/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 170921 t fired, 1 attempts, .
50 EF STEQ 773/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 773/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 167134 m, 215 m/sec, 1073183 t fired, .
Time elapsed: 1071 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 240/345 1/32 RERS17pb113-PT-9-LTLFireability-12 18119 m, 76 m/sec, 18118 t fired, .
49 EF FNDP 778/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 172040 t fired, 1 attempts, .
50 EF STEQ 778/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 778/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 168211 m, 215 m/sec, 1080774 t fired, .
Time elapsed: 1076 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 245/345 1/32 RERS17pb113-PT-9-LTLFireability-12 18501 m, 76 m/sec, 18500 t fired, .
49 EF FNDP 783/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 173157 t fired, 1 attempts, .
50 EF STEQ 783/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 783/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 169293 m, 216 m/sec, 1089498 t fired, .
Time elapsed: 1081 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 250/345 1/32 RERS17pb113-PT-9-LTLFireability-12 18885 m, 76 m/sec, 18884 t fired, .
49 EF FNDP 788/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 174283 t fired, 1 attempts, .
50 EF STEQ 788/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 788/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 170374 m, 216 m/sec, 1097179 t fired, .
Time elapsed: 1086 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 255/345 1/32 RERS17pb113-PT-9-LTLFireability-12 19272 m, 77 m/sec, 19271 t fired, .
49 EF FNDP 793/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 175423 t fired, 1 attempts, .
50 EF STEQ 793/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 793/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 171452 m, 215 m/sec, 1105180 t fired, .
Time elapsed: 1091 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 260/345 1/32 RERS17pb113-PT-9-LTLFireability-12 19642 m, 74 m/sec, 19641 t fired, .
49 EF FNDP 798/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 176478 t fired, 1 attempts, .
50 EF STEQ 798/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 798/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 172460 m, 201 m/sec, 1113290 t fired, .
Time elapsed: 1096 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 265/345 1/32 RERS17pb113-PT-9-LTLFireability-12 20003 m, 72 m/sec, 20002 t fired, .
49 EF FNDP 803/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 177474 t fired, 1 attempts, .
50 EF STEQ 803/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 803/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 173417 m, 191 m/sec, 1121198 t fired, .
Time elapsed: 1101 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 270/345 1/32 RERS17pb113-PT-9-LTLFireability-12 20363 m, 72 m/sec, 20362 t fired, .
49 EF FNDP 808/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 178481 t fired, 1 attempts, .
50 EF STEQ 808/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 808/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 174381 m, 192 m/sec, 1129899 t fired, .
Time elapsed: 1106 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 275/345 1/32 RERS17pb113-PT-9-LTLFireability-12 20727 m, 72 m/sec, 20726 t fired, .
49 EF FNDP 813/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 179482 t fired, 1 attempts, .
50 EF STEQ 813/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 813/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 175342 m, 192 m/sec, 1137784 t fired, .
Time elapsed: 1111 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 280/345 1/32 RERS17pb113-PT-9-LTLFireability-12 21030 m, 60 m/sec, 21029 t fired, .
49 EF FNDP 818/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 180475 t fired, 1 attempts, .
50 EF STEQ 818/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 818/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 176298 m, 191 m/sec, 1145331 t fired, .
Time elapsed: 1116 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 285/345 1/32 RERS17pb113-PT-9-LTLFireability-12 21391 m, 72 m/sec, 21390 t fired, .
49 EF FNDP 823/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 181477 t fired, 1 attempts, .
50 EF STEQ 823/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 823/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 177263 m, 193 m/sec, 1152893 t fired, .
Time elapsed: 1121 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 290/345 1/32 RERS17pb113-PT-9-LTLFireability-12 21754 m, 72 m/sec, 21753 t fired, .
49 EF FNDP 828/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 182480 t fired, 1 attempts, .
50 EF STEQ 828/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 828/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 178236 m, 194 m/sec, 1161075 t fired, .
Time elapsed: 1126 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 295/345 1/32 RERS17pb113-PT-9-LTLFireability-12 22123 m, 73 m/sec, 22122 t fired, .
49 EF FNDP 833/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 183546 t fired, 1 attempts, .
50 EF STEQ 833/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 833/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 179268 m, 206 m/sec, 1169899 t fired, .
Time elapsed: 1131 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 300/345 1/32 RERS17pb113-PT-9-LTLFireability-12 22499 m, 75 m/sec, 22498 t fired, .
49 EF FNDP 838/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 184638 t fired, 1 attempts, .
50 EF STEQ 838/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 838/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 180325 m, 211 m/sec, 1178600 t fired, .
Time elapsed: 1136 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 305/345 1/32 RERS17pb113-PT-9-LTLFireability-12 22876 m, 75 m/sec, 22875 t fired, .
49 EF FNDP 843/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 185743 t fired, 1 attempts, .
50 EF STEQ 843/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 843/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 181371 m, 209 m/sec, 1187504 t fired, .
Time elapsed: 1141 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 310/345 1/32 RERS17pb113-PT-9-LTLFireability-12 23248 m, 74 m/sec, 23247 t fired, .
49 EF FNDP 848/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 186841 t fired, 1 attempts, .
50 EF STEQ 848/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 848/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 182417 m, 209 m/sec, 1196758 t fired, .
Time elapsed: 1146 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 315/345 1/32 RERS17pb113-PT-9-LTLFireability-12 23619 m, 74 m/sec, 23618 t fired, .
49 EF FNDP 853/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 187937 t fired, 1 attempts, .
50 EF STEQ 853/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 853/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 183469 m, 210 m/sec, 1206514 t fired, .
Time elapsed: 1151 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 320/345 1/32 RERS17pb113-PT-9-LTLFireability-12 23988 m, 73 m/sec, 23987 t fired, .
49 EF FNDP 858/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 189035 t fired, 1 attempts, .
50 EF STEQ 858/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 858/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 184513 m, 208 m/sec, 1216623 t fired, .
Time elapsed: 1156 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 325/345 1/32 RERS17pb113-PT-9-LTLFireability-12 24357 m, 73 m/sec, 24356 t fired, .
49 EF FNDP 863/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 190139 t fired, 1 attempts, .
50 EF STEQ 863/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 863/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 185569 m, 211 m/sec, 1226147 t fired, .
Time elapsed: 1161 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 330/345 1/32 RERS17pb113-PT-9-LTLFireability-12 24724 m, 73 m/sec, 24723 t fired, .
49 EF FNDP 868/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 191236 t fired, 1 attempts, .
50 EF STEQ 868/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 868/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 186614 m, 209 m/sec, 1235911 t fired, .
Time elapsed: 1166 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 335/345 1/32 RERS17pb113-PT-9-LTLFireability-12 25089 m, 73 m/sec, 25088 t fired, .
49 EF FNDP 873/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 192336 t fired, 1 attempts, .
50 EF STEQ 873/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 873/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 187680 m, 213 m/sec, 1244433 t fired, .
Time elapsed: 1171 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 340/345 1/32 RERS17pb113-PT-9-LTLFireability-12 25458 m, 73 m/sec, 25457 t fired, .
49 EF FNDP 878/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 193444 t fired, 1 attempts, .
50 EF STEQ 878/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 878/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 188745 m, 213 m/sec, 1251472 t fired, .
Time elapsed: 1176 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 LTL EXCL 345/345 1/32 RERS17pb113-PT-9-LTLFireability-12 25833 m, 75 m/sec, 25832 t fired, .
49 EF FNDP 883/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 194539 t fired, 1 attempts, .
50 EF STEQ 883/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 883/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 189809 m, 212 m/sec, 1259015 t fired, .
Time elapsed: 1181 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for RERS17pb113-PT-9-LTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 888/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 195617 t fired, 1 attempts, .
50 EF STEQ 888/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 888/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 190863 m, 210 m/sec, 1266348 t fired, .
Time elapsed: 1186 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 RERS17pb113-PT-9-LTLFireability-10
lola: time limit : 344 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 5/344 1/32 RERS17pb113-PT-9-LTLFireability-10 354 m, 70 m/sec, 353 t fired, .
49 EF FNDP 893/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 196712 t fired, 1 attempts, .
50 EF STEQ 893/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 893/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 191925 m, 212 m/sec, 1273347 t fired, .
Time elapsed: 1191 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 10/344 1/32 RERS17pb113-PT-9-LTLFireability-10 710 m, 71 m/sec, 709 t fired, .
49 EF FNDP 898/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 197811 t fired, 1 attempts, .
50 EF STEQ 898/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 898/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 192991 m, 213 m/sec, 1280776 t fired, .
Time elapsed: 1196 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 15/344 1/32 RERS17pb113-PT-9-LTLFireability-10 1072 m, 72 m/sec, 1071 t fired, .
49 EF FNDP 903/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 198933 t fired, 1 attempts, .
50 EF STEQ 903/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 903/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 194076 m, 217 m/sec, 1287968 t fired, .
Time elapsed: 1201 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 20/344 1/32 RERS17pb113-PT-9-LTLFireability-10 1423 m, 70 m/sec, 1422 t fired, .
49 EF FNDP 908/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 200069 t fired, 1 attempts, .
50 EF STEQ 908/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 908/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 195175 m, 219 m/sec, 1295421 t fired, .
Time elapsed: 1206 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 25/344 1/32 RERS17pb113-PT-9-LTLFireability-10 1787 m, 72 m/sec, 1786 t fired, .
49 EF FNDP 913/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 201094 t fired, 1 attempts, .
50 EF STEQ 913/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 913/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 196172 m, 199 m/sec, 1302604 t fired, .
Time elapsed: 1211 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 30/344 1/32 RERS17pb113-PT-9-LTLFireability-10 2108 m, 64 m/sec, 2107 t fired, .
49 EF FNDP 918/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 202185 t fired, 1 attempts, .
50 EF STEQ 918/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 918/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 197229 m, 211 m/sec, 1310436 t fired, .
Time elapsed: 1216 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 35/344 1/32 RERS17pb113-PT-9-LTLFireability-10 2485 m, 75 m/sec, 2484 t fired, .
49 EF FNDP 923/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 203371 t fired, 1 attempts, .
50 EF STEQ 923/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 923/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 198368 m, 227 m/sec, 1319275 t fired, .
Time elapsed: 1221 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 40/344 1/32 RERS17pb113-PT-9-LTLFireability-10 2792 m, 61 m/sec, 2791 t fired, .
49 EF FNDP 928/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 204578 t fired, 1 attempts, .
50 EF STEQ 928/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 928/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 199507 m, 227 m/sec, 1328980 t fired, .
Time elapsed: 1226 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 45/344 1/32 RERS17pb113-PT-9-LTLFireability-10 2872 m, 16 m/sec, 2871 t fired, .
49 EF FNDP 933/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 205835 t fired, 1 attempts, .
50 EF STEQ 933/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 933/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 200697 m, 238 m/sec, 1335813 t fired, .
Time elapsed: 1231 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 50/344 1/32 RERS17pb113-PT-9-LTLFireability-10 3197 m, 65 m/sec, 3196 t fired, .
49 EF FNDP 938/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 207061 t fired, 1 attempts, .
50 EF STEQ 938/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 938/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 201869 m, 234 m/sec, 1342789 t fired, .
Time elapsed: 1236 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 55/344 1/32 RERS17pb113-PT-9-LTLFireability-10 3334 m, 27 m/sec, 3333 t fired, .
49 EF FNDP 943/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 208226 t fired, 1 attempts, .
50 EF STEQ 943/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 943/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 202990 m, 224 m/sec, 1350238 t fired, .
Time elapsed: 1241 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 60/344 1/32 RERS17pb113-PT-9-LTLFireability-10 3534 m, 40 m/sec, 3533 t fired, .
49 EF FNDP 948/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 209461 t fired, 1 attempts, .
50 EF STEQ 948/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 948/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 204153 m, 232 m/sec, 1357724 t fired, .
Time elapsed: 1246 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 65/344 1/32 RERS17pb113-PT-9-LTLFireability-10 3622 m, 17 m/sec, 3621 t fired, .
49 EF FNDP 953/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 210748 t fired, 1 attempts, .
50 EF STEQ 953/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 953/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 205362 m, 241 m/sec, 1366300 t fired, .
Time elapsed: 1251 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 70/344 1/32 RERS17pb113-PT-9-LTLFireability-10 3788 m, 33 m/sec, 3787 t fired, .
49 EF FNDP 958/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 211992 t fired, 1 attempts, .
50 EF STEQ 958/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 958/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 206556 m, 238 m/sec, 1373944 t fired, .
Time elapsed: 1256 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 75/344 1/32 RERS17pb113-PT-9-LTLFireability-10 4176 m, 77 m/sec, 4175 t fired, .
49 EF FNDP 963/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 213129 t fired, 1 attempts, .
50 EF STEQ 963/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 963/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 207660 m, 220 m/sec, 1380345 t fired, .
Time elapsed: 1261 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 80/344 1/32 RERS17pb113-PT-9-LTLFireability-10 4569 m, 78 m/sec, 4568 t fired, .
49 EF FNDP 968/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 214347 t fired, 1 attempts, .
50 EF STEQ 968/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 968/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 208831 m, 234 m/sec, 1388290 t fired, .
Time elapsed: 1266 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 85/344 1/32 RERS17pb113-PT-9-LTLFireability-10 4958 m, 77 m/sec, 4957 t fired, .
49 EF FNDP 973/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 215499 t fired, 1 attempts, .
50 EF STEQ 973/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 973/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 209960 m, 225 m/sec, 1395032 t fired, .
Time elapsed: 1271 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 90/344 1/32 RERS17pb113-PT-9-LTLFireability-10 5338 m, 76 m/sec, 5337 t fired, .
49 EF FNDP 978/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 216684 t fired, 1 attempts, .
50 EF STEQ 978/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 978/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 211104 m, 228 m/sec, 1403141 t fired, .
Time elapsed: 1276 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 95/344 1/32 RERS17pb113-PT-9-LTLFireability-10 5700 m, 72 m/sec, 5699 t fired, .
49 EF FNDP 983/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 217965 t fired, 1 attempts, .
50 EF STEQ 983/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 983/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 212330 m, 245 m/sec, 1411593 t fired, .
Time elapsed: 1281 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 100/344 1/32 RERS17pb113-PT-9-LTLFireability-10 6075 m, 75 m/sec, 6074 t fired, .
49 EF FNDP 988/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 219209 t fired, 1 attempts, .
50 EF STEQ 988/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 988/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 213546 m, 243 m/sec, 1418312 t fired, .
Time elapsed: 1286 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 105/344 1/32 RERS17pb113-PT-9-LTLFireability-10 6252 m, 35 m/sec, 6251 t fired, .
49 EF FNDP 993/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 220398 t fired, 1 attempts, .
50 EF STEQ 993/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 993/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 214716 m, 234 m/sec, 1425483 t fired, .
Time elapsed: 1291 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 110/344 1/32 RERS17pb113-PT-9-LTLFireability-10 6548 m, 59 m/sec, 6547 t fired, .
49 EF FNDP 998/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 221655 t fired, 1 attempts, .
50 EF STEQ 998/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 998/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 215930 m, 242 m/sec, 1432433 t fired, .
Time elapsed: 1296 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 115/344 1/32 RERS17pb113-PT-9-LTLFireability-10 6827 m, 55 m/sec, 6826 t fired, .
49 EF FNDP 1003/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 222951 t fired, 1 attempts, .
50 EF STEQ 1003/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1003/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 217193 m, 252 m/sec, 1439943 t fired, .
Time elapsed: 1301 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 120/344 1/32 RERS17pb113-PT-9-LTLFireability-10 7074 m, 49 m/sec, 7073 t fired, .
49 EF FNDP 1008/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 224225 t fired, 1 attempts, .
50 EF STEQ 1008/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1008/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 218424 m, 246 m/sec, 1447604 t fired, .
Time elapsed: 1306 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 125/344 1/32 RERS17pb113-PT-9-LTLFireability-10 7263 m, 37 m/sec, 7262 t fired, .
49 EF FNDP 1013/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 225474 t fired, 1 attempts, .
50 EF STEQ 1013/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1013/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 219642 m, 243 m/sec, 1454171 t fired, .
Time elapsed: 1311 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 130/344 1/32 RERS17pb113-PT-9-LTLFireability-10 7562 m, 59 m/sec, 7561 t fired, .
49 EF FNDP 1018/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 226725 t fired, 1 attempts, .
50 EF STEQ 1018/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1018/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 220856 m, 242 m/sec, 1460578 t fired, .
Time elapsed: 1316 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 135/344 1/32 RERS17pb113-PT-9-LTLFireability-10 7732 m, 34 m/sec, 7731 t fired, .
49 EF FNDP 1023/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 227984 t fired, 1 attempts, .
50 EF STEQ 1023/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1023/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 222077 m, 244 m/sec, 1467324 t fired, .
Time elapsed: 1321 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 140/344 1/32 RERS17pb113-PT-9-LTLFireability-10 7979 m, 49 m/sec, 7978 t fired, .
49 EF FNDP 1028/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 229254 t fired, 1 attempts, .
50 EF STEQ 1028/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1028/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 223304 m, 245 m/sec, 1473125 t fired, .
Time elapsed: 1326 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 145/344 1/32 RERS17pb113-PT-9-LTLFireability-10 8286 m, 61 m/sec, 8285 t fired, .
49 EF FNDP 1033/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 230528 t fired, 1 attempts, .
50 EF STEQ 1033/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1033/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 224525 m, 244 m/sec, 1479995 t fired, .
Time elapsed: 1331 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 150/344 1/32 RERS17pb113-PT-9-LTLFireability-10 8592 m, 61 m/sec, 8591 t fired, .
49 EF FNDP 1038/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 231801 t fired, 1 attempts, .
50 EF STEQ 1038/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1038/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 225737 m, 242 m/sec, 1487489 t fired, .
Time elapsed: 1336 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 155/344 1/32 RERS17pb113-PT-9-LTLFireability-10 8893 m, 60 m/sec, 8892 t fired, .
49 EF FNDP 1043/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 233082 t fired, 1 attempts, .
50 EF STEQ 1043/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1043/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 226985 m, 249 m/sec, 1493281 t fired, .
Time elapsed: 1341 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 160/344 1/32 RERS17pb113-PT-9-LTLFireability-10 9293 m, 80 m/sec, 9292 t fired, .
49 EF FNDP 1048/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 234359 t fired, 1 attempts, .
50 EF STEQ 1048/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1048/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 228234 m, 249 m/sec, 1499511 t fired, .
Time elapsed: 1346 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 165/344 1/32 RERS17pb113-PT-9-LTLFireability-10 9603 m, 62 m/sec, 9602 t fired, .
49 EF FNDP 1053/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 235626 t fired, 1 attempts, .
50 EF STEQ 1053/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1053/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 229480 m, 249 m/sec, 1505962 t fired, .
Time elapsed: 1351 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 170/344 1/32 RERS17pb113-PT-9-LTLFireability-10 9993 m, 78 m/sec, 9992 t fired, .
49 EF FNDP 1058/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 236887 t fired, 1 attempts, .
50 EF STEQ 1058/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1058/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 230723 m, 248 m/sec, 1512901 t fired, .
Time elapsed: 1356 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 175/344 1/32 RERS17pb113-PT-9-LTLFireability-10 10347 m, 70 m/sec, 10346 t fired, .
49 EF FNDP 1063/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 238159 t fired, 1 attempts, .
50 EF STEQ 1063/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1063/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 231962 m, 247 m/sec, 1519585 t fired, .
Time elapsed: 1361 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 180/344 1/32 RERS17pb113-PT-9-LTLFireability-10 10753 m, 81 m/sec, 10752 t fired, .
49 EF FNDP 1068/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 239433 t fired, 1 attempts, .
50 EF STEQ 1068/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1068/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 233195 m, 246 m/sec, 1526935 t fired, .
Time elapsed: 1366 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 185/344 1/32 RERS17pb113-PT-9-LTLFireability-10 11135 m, 76 m/sec, 11134 t fired, .
49 EF FNDP 1073/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 240678 t fired, 1 attempts, .
50 EF STEQ 1073/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1073/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 234409 m, 242 m/sec, 1534549 t fired, .
Time elapsed: 1371 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 190/344 1/32 RERS17pb113-PT-9-LTLFireability-10 11518 m, 76 m/sec, 11517 t fired, .
49 EF FNDP 1078/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 241912 t fired, 1 attempts, .
50 EF STEQ 1078/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1078/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 235615 m, 241 m/sec, 1542620 t fired, .
Time elapsed: 1376 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 195/344 1/32 RERS17pb113-PT-9-LTLFireability-10 11802 m, 56 m/sec, 11801 t fired, .
49 EF FNDP 1083/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 243143 t fired, 1 attempts, .
50 EF STEQ 1083/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1083/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 236807 m, 238 m/sec, 1549978 t fired, .
Time elapsed: 1381 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 200/344 1/32 RERS17pb113-PT-9-LTLFireability-10 12105 m, 60 m/sec, 12104 t fired, .
49 EF FNDP 1088/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 244413 t fired, 1 attempts, .
50 EF STEQ 1088/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1088/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 238033 m, 245 m/sec, 1557059 t fired, .
Time elapsed: 1386 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 205/344 1/32 RERS17pb113-PT-9-LTLFireability-10 12468 m, 72 m/sec, 12467 t fired, .
49 EF FNDP 1093/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 245707 t fired, 1 attempts, .
50 EF STEQ 1093/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1093/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 239276 m, 248 m/sec, 1564540 t fired, .
Time elapsed: 1391 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 210/344 1/32 RERS17pb113-PT-9-LTLFireability-10 12864 m, 79 m/sec, 12863 t fired, .
49 EF FNDP 1098/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 246919 t fired, 1 attempts, .
50 EF STEQ 1098/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1098/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 240458 m, 236 m/sec, 1572746 t fired, .
Time elapsed: 1396 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 215/344 1/32 RERS17pb113-PT-9-LTLFireability-10 13212 m, 69 m/sec, 13211 t fired, .
49 EF FNDP 1103/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 248090 t fired, 1 attempts, .
50 EF STEQ 1103/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1103/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 241592 m, 226 m/sec, 1579972 t fired, .
Time elapsed: 1401 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 220/344 1/32 RERS17pb113-PT-9-LTLFireability-10 13565 m, 70 m/sec, 13564 t fired, .
49 EF FNDP 1108/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 249229 t fired, 1 attempts, .
50 EF STEQ 1108/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1108/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 242704 m, 222 m/sec, 1587093 t fired, .
Time elapsed: 1406 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 225/344 1/32 RERS17pb113-PT-9-LTLFireability-10 13930 m, 73 m/sec, 13929 t fired, .
49 EF FNDP 1113/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 250391 t fired, 1 attempts, .
50 EF STEQ 1113/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1113/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 243837 m, 226 m/sec, 1594729 t fired, .
Time elapsed: 1411 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 230/344 1/32 RERS17pb113-PT-9-LTLFireability-10 14325 m, 79 m/sec, 14324 t fired, .
49 EF FNDP 1118/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 251613 t fired, 1 attempts, .
50 EF STEQ 1118/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1118/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 245018 m, 236 m/sec, 1604018 t fired, .
Time elapsed: 1416 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 235/344 1/32 RERS17pb113-PT-9-LTLFireability-10 14701 m, 75 m/sec, 14700 t fired, .
49 EF FNDP 1123/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 252805 t fired, 1 attempts, .
50 EF STEQ 1123/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1123/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 246168 m, 230 m/sec, 1612568 t fired, .
Time elapsed: 1421 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 240/344 1/32 RERS17pb113-PT-9-LTLFireability-10 15093 m, 78 m/sec, 15092 t fired, .
49 EF FNDP 1128/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 253976 t fired, 1 attempts, .
50 EF STEQ 1128/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1128/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 247302 m, 226 m/sec, 1620265 t fired, .
Time elapsed: 1426 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 245/344 1/32 RERS17pb113-PT-9-LTLFireability-10 15457 m, 72 m/sec, 15456 t fired, .
49 EF FNDP 1133/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 255130 t fired, 1 attempts, .
50 EF STEQ 1133/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1133/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 248428 m, 225 m/sec, 1627001 t fired, .
Time elapsed: 1431 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 250/344 1/32 RERS17pb113-PT-9-LTLFireability-10 15845 m, 77 m/sec, 15844 t fired, .
49 EF FNDP 1138/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 256296 t fired, 1 attempts, .
50 EF STEQ 1138/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1138/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 249575 m, 229 m/sec, 1633933 t fired, .
Time elapsed: 1436 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 255/344 1/32 RERS17pb113-PT-9-LTLFireability-10 16231 m, 77 m/sec, 16230 t fired, .
49 EF FNDP 1143/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 257498 t fired, 1 attempts, .
50 EF STEQ 1143/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1143/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 250755 m, 236 m/sec, 1642005 t fired, .
Time elapsed: 1441 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 260/344 1/32 RERS17pb113-PT-9-LTLFireability-10 16503 m, 54 m/sec, 16502 t fired, .
49 EF FNDP 1148/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 258746 t fired, 1 attempts, .
50 EF STEQ 1148/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1148/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 251962 m, 241 m/sec, 1649538 t fired, .
Time elapsed: 1446 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 265/344 1/32 RERS17pb113-PT-9-LTLFireability-10 16809 m, 61 m/sec, 16808 t fired, .
49 EF FNDP 1153/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 259959 t fired, 1 attempts, .
50 EF STEQ 1153/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1153/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 253143 m, 236 m/sec, 1657594 t fired, .
Time elapsed: 1451 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 270/344 1/32 RERS17pb113-PT-9-LTLFireability-10 17034 m, 45 m/sec, 17033 t fired, .
49 EF FNDP 1158/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 261127 t fired, 1 attempts, .
50 EF STEQ 1158/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1158/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 254295 m, 230 m/sec, 1665696 t fired, .
Time elapsed: 1456 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 275/344 1/32 RERS17pb113-PT-9-LTLFireability-10 17344 m, 62 m/sec, 17343 t fired, .
49 EF FNDP 1163/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 262283 t fired, 1 attempts, .
50 EF STEQ 1163/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1163/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 255426 m, 226 m/sec, 1674802 t fired, .
Time elapsed: 1461 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 280/344 1/32 RERS17pb113-PT-9-LTLFireability-10 17615 m, 54 m/sec, 17614 t fired, .
49 EF FNDP 1168/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 263442 t fired, 1 attempts, .
50 EF STEQ 1168/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1168/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 256558 m, 226 m/sec, 1683191 t fired, .
Time elapsed: 1466 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 285/344 1/32 RERS17pb113-PT-9-LTLFireability-10 17859 m, 48 m/sec, 17858 t fired, .
49 EF FNDP 1173/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 264625 t fired, 1 attempts, .
50 EF STEQ 1173/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1173/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 257706 m, 229 m/sec, 1691233 t fired, .
Time elapsed: 1471 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 290/344 1/32 RERS17pb113-PT-9-LTLFireability-10 18152 m, 58 m/sec, 18151 t fired, .
49 EF FNDP 1178/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 265840 t fired, 1 attempts, .
50 EF STEQ 1178/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1178/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 258882 m, 235 m/sec, 1699774 t fired, .
Time elapsed: 1476 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 295/344 1/32 RERS17pb113-PT-9-LTLFireability-10 18294 m, 28 m/sec, 18293 t fired, .
49 EF FNDP 1183/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 267055 t fired, 1 attempts, .
50 EF STEQ 1183/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1183/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 260057 m, 235 m/sec, 1708729 t fired, .
Time elapsed: 1481 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 300/344 1/32 RERS17pb113-PT-9-LTLFireability-10 18624 m, 66 m/sec, 18623 t fired, .
49 EF FNDP 1188/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 268251 t fired, 1 attempts, .
50 EF STEQ 1188/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1188/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 261227 m, 234 m/sec, 1717033 t fired, .
Time elapsed: 1486 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 305/344 1/32 RERS17pb113-PT-9-LTLFireability-10 18839 m, 43 m/sec, 18838 t fired, .
49 EF FNDP 1193/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 269497 t fired, 1 attempts, .
50 EF STEQ 1193/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1193/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 262424 m, 239 m/sec, 1727102 t fired, .
Time elapsed: 1491 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 310/344 1/32 RERS17pb113-PT-9-LTLFireability-10 19188 m, 69 m/sec, 19187 t fired, .
49 EF FNDP 1198/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 270720 t fired, 1 attempts, .
50 EF STEQ 1198/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1198/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 263607 m, 236 m/sec, 1737201 t fired, .
Time elapsed: 1496 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 315/344 1/32 RERS17pb113-PT-9-LTLFireability-10 19521 m, 66 m/sec, 19520 t fired, .
49 EF FNDP 1203/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 271989 t fired, 1 attempts, .
50 EF STEQ 1203/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1203/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 264833 m, 245 m/sec, 1746795 t fired, .
Time elapsed: 1501 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 320/344 1/32 RERS17pb113-PT-9-LTLFireability-10 19886 m, 73 m/sec, 19885 t fired, .
49 EF FNDP 1208/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 273279 t fired, 1 attempts, .
50 EF STEQ 1208/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1208/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 266054 m, 244 m/sec, 1756520 t fired, .
Time elapsed: 1506 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 325/344 1/32 RERS17pb113-PT-9-LTLFireability-10 20282 m, 79 m/sec, 20281 t fired, .
49 EF FNDP 1213/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 274500 t fired, 1 attempts, .
50 EF STEQ 1213/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1213/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 267240 m, 237 m/sec, 1765175 t fired, .
Time elapsed: 1511 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 330/344 1/32 RERS17pb113-PT-9-LTLFireability-10 20547 m, 53 m/sec, 20546 t fired, .
49 EF FNDP 1218/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 275683 t fired, 1 attempts, .
50 EF STEQ 1218/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1218/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 268407 m, 233 m/sec, 1772654 t fired, .
Time elapsed: 1516 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 335/344 1/32 RERS17pb113-PT-9-LTLFireability-10 20931 m, 76 m/sec, 20930 t fired, .
49 EF FNDP 1223/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 276894 t fired, 1 attempts, .
50 EF STEQ 1223/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1223/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 269587 m, 236 m/sec, 1781180 t fired, .
Time elapsed: 1521 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 LTL EXCL 340/344 1/32 RERS17pb113-PT-9-LTLFireability-10 21154 m, 44 m/sec, 21153 t fired, .
49 EF FNDP 1228/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 278111 t fired, 1 attempts, .
50 EF STEQ 1228/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1228/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 270772 m, 237 m/sec, 1789326 t fired, .
Time elapsed: 1526 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for RERS17pb113-PT-9-LTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1233/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 279337 t fired, 1 attempts, .
50 EF STEQ 1233/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1233/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 271933 m, 232 m/sec, 1797116 t fired, .
Time elapsed: 1531 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 RERS17pb113-PT-9-LTLFireability-05
lola: time limit : 344 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 5/344 1/32 RERS17pb113-PT-9-LTLFireability-05 366 m, 73 m/sec, 365 t fired, .
49 EF FNDP 1238/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 280583 t fired, 1 attempts, .
50 EF STEQ 1238/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1238/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 273147 m, 242 m/sec, 1804574 t fired, .
Time elapsed: 1536 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 10/344 1/32 RERS17pb113-PT-9-LTLFireability-05 726 m, 72 m/sec, 725 t fired, .
49 EF FNDP 1243/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 281809 t fired, 1 attempts, .
50 EF STEQ 1243/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1243/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 274333 m, 237 m/sec, 1811922 t fired, .
Time elapsed: 1541 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 15/344 1/32 RERS17pb113-PT-9-LTLFireability-05 1089 m, 72 m/sec, 1088 t fired, .
49 EF FNDP 1248/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 282983 t fired, 1 attempts, .
50 EF STEQ 1248/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1248/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 275476 m, 228 m/sec, 1819723 t fired, .
Time elapsed: 1546 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 20/344 1/32 RERS17pb113-PT-9-LTLFireability-05 1459 m, 74 m/sec, 1458 t fired, .
49 EF FNDP 1253/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 284170 t fired, 1 attempts, .
50 EF STEQ 1253/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1253/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 276629 m, 230 m/sec, 1828713 t fired, .
Time elapsed: 1551 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 25/344 1/32 RERS17pb113-PT-9-LTLFireability-05 1830 m, 74 m/sec, 1829 t fired, .
49 EF FNDP 1258/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 285310 t fired, 1 attempts, .
50 EF STEQ 1258/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1258/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 277756 m, 225 m/sec, 1835053 t fired, .
Time elapsed: 1556 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 30/344 1/32 RERS17pb113-PT-9-LTLFireability-05 2203 m, 74 m/sec, 2202 t fired, .
49 EF FNDP 1263/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 286431 t fired, 1 attempts, .
50 EF STEQ 1263/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1263/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 278867 m, 222 m/sec, 1841634 t fired, .
Time elapsed: 1561 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 35/344 1/32 RERS17pb113-PT-9-LTLFireability-05 2578 m, 75 m/sec, 2577 t fired, .
49 EF FNDP 1268/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 287554 t fired, 1 attempts, .
50 EF STEQ 1268/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1268/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 279982 m, 223 m/sec, 1848663 t fired, .
Time elapsed: 1566 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 40/344 1/32 RERS17pb113-PT-9-LTLFireability-05 2950 m, 74 m/sec, 2949 t fired, .
49 EF FNDP 1273/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 288679 t fired, 1 attempts, .
50 EF STEQ 1273/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1273/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 281096 m, 222 m/sec, 1856294 t fired, .
Time elapsed: 1571 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 45/344 1/32 RERS17pb113-PT-9-LTLFireability-05 3318 m, 73 m/sec, 3317 t fired, .
49 EF FNDP 1278/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 289816 t fired, 1 attempts, .
50 EF STEQ 1278/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1278/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 282213 m, 223 m/sec, 1863329 t fired, .
Time elapsed: 1576 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 50/344 1/32 RERS17pb113-PT-9-LTLFireability-05 3689 m, 74 m/sec, 3688 t fired, .
49 EF FNDP 1283/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 290954 t fired, 1 attempts, .
50 EF STEQ 1283/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1283/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 283322 m, 221 m/sec, 1871020 t fired, .
Time elapsed: 1581 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 55/344 1/32 RERS17pb113-PT-9-LTLFireability-05 4058 m, 73 m/sec, 4057 t fired, .
49 EF FNDP 1288/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 292080 t fired, 1 attempts, .
50 EF STEQ 1288/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1288/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 284430 m, 221 m/sec, 1878651 t fired, .
Time elapsed: 1586 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 60/344 1/32 RERS17pb113-PT-9-LTLFireability-05 4400 m, 68 m/sec, 4399 t fired, .
49 EF FNDP 1293/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 293228 t fired, 1 attempts, .
50 EF STEQ 1293/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1293/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 285550 m, 224 m/sec, 1887603 t fired, .
Time elapsed: 1591 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 65/344 1/32 RERS17pb113-PT-9-LTLFireability-05 4775 m, 75 m/sec, 4774 t fired, .
49 EF FNDP 1298/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 294380 t fired, 1 attempts, .
50 EF STEQ 1298/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1298/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 286672 m, 224 m/sec, 1896048 t fired, .
Time elapsed: 1596 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 70/344 1/32 RERS17pb113-PT-9-LTLFireability-05 5154 m, 75 m/sec, 5153 t fired, .
49 EF FNDP 1303/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 295533 t fired, 1 attempts, .
50 EF STEQ 1303/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1303/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 287798 m, 225 m/sec, 1903550 t fired, .
Time elapsed: 1601 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 75/344 1/32 RERS17pb113-PT-9-LTLFireability-05 5531 m, 75 m/sec, 5530 t fired, .
49 EF FNDP 1308/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 296673 t fired, 1 attempts, .
50 EF STEQ 1308/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1308/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 288907 m, 221 m/sec, 1911224 t fired, .
Time elapsed: 1606 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 80/344 1/32 RERS17pb113-PT-9-LTLFireability-05 5850 m, 63 m/sec, 5849 t fired, .
49 EF FNDP 1313/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 297756 t fired, 1 attempts, .
50 EF STEQ 1313/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1313/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 289970 m, 212 m/sec, 1919150 t fired, .
Time elapsed: 1611 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 85/344 1/32 RERS17pb113-PT-9-LTLFireability-05 6221 m, 74 m/sec, 6220 t fired, .
49 EF FNDP 1318/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 298912 t fired, 1 attempts, .
50 EF STEQ 1318/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1318/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 291105 m, 227 m/sec, 1928148 t fired, .
Time elapsed: 1616 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 90/344 1/32 RERS17pb113-PT-9-LTLFireability-05 6609 m, 77 m/sec, 6608 t fired, .
49 EF FNDP 1323/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 300138 t fired, 1 attempts, .
50 EF STEQ 1323/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1323/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 292293 m, 237 m/sec, 1936788 t fired, .
Time elapsed: 1621 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 95/344 1/32 RERS17pb113-PT-9-LTLFireability-05 7015 m, 81 m/sec, 7014 t fired, .
49 EF FNDP 1328/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 301439 t fired, 1 attempts, .
50 EF STEQ 1328/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1328/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 293535 m, 248 m/sec, 1946632 t fired, .
Time elapsed: 1626 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 100/344 1/32 RERS17pb113-PT-9-LTLFireability-05 7397 m, 76 m/sec, 7396 t fired, .
49 EF FNDP 1333/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 302711 t fired, 1 attempts, .
50 EF STEQ 1333/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1333/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 294759 m, 244 m/sec, 1956648 t fired, .
Time elapsed: 1631 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 105/344 1/32 RERS17pb113-PT-9-LTLFireability-05 7745 m, 69 m/sec, 7744 t fired, .
49 EF FNDP 1338/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 303979 t fired, 1 attempts, .
50 EF STEQ 1338/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1338/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 295978 m, 243 m/sec, 1967587 t fired, .
Time elapsed: 1636 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 110/344 1/32 RERS17pb113-PT-9-LTLFireability-05 8145 m, 80 m/sec, 8144 t fired, .
49 EF FNDP 1343/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 305253 t fired, 1 attempts, .
50 EF STEQ 1343/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1343/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 297206 m, 245 m/sec, 1977183 t fired, .
Time elapsed: 1641 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 115/344 1/32 RERS17pb113-PT-9-LTLFireability-05 8541 m, 79 m/sec, 8540 t fired, .
49 EF FNDP 1348/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 306526 t fired, 1 attempts, .
50 EF STEQ 1348/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1348/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 298438 m, 246 m/sec, 1986689 t fired, .
Time elapsed: 1646 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 120/344 1/32 RERS17pb113-PT-9-LTLFireability-05 8942 m, 80 m/sec, 8941 t fired, .
49 EF FNDP 1353/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 307807 t fired, 1 attempts, .
50 EF STEQ 1353/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1353/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 299667 m, 245 m/sec, 1994982 t fired, .
Time elapsed: 1651 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 125/344 1/32 RERS17pb113-PT-9-LTLFireability-05 9326 m, 76 m/sec, 9325 t fired, .
49 EF FNDP 1358/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 309125 t fired, 1 attempts, .
50 EF STEQ 1358/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1358/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 300920 m, 250 m/sec, 2003724 t fired, .
Time elapsed: 1656 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 130/344 1/32 RERS17pb113-PT-9-LTLFireability-05 9727 m, 80 m/sec, 9726 t fired, .
49 EF FNDP 1363/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 310438 t fired, 1 attempts, .
50 EF STEQ 1363/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1363/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 302164 m, 248 m/sec, 2012813 t fired, .
Time elapsed: 1661 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 135/344 1/32 RERS17pb113-PT-9-LTLFireability-05 10123 m, 79 m/sec, 10122 t fired, .
49 EF FNDP 1368/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 311747 t fired, 1 attempts, .
50 EF STEQ 1368/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1368/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 303403 m, 247 m/sec, 2022599 t fired, .
Time elapsed: 1666 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 140/344 1/32 RERS17pb113-PT-9-LTLFireability-05 10517 m, 78 m/sec, 10516 t fired, .
49 EF FNDP 1373/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 313062 t fired, 1 attempts, .
50 EF STEQ 1373/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1373/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 304651 m, 249 m/sec, 2031663 t fired, .
Time elapsed: 1671 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 145/344 1/32 RERS17pb113-PT-9-LTLFireability-05 10915 m, 79 m/sec, 10914 t fired, .
49 EF FNDP 1378/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 314352 t fired, 1 attempts, .
50 EF STEQ 1378/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1378/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 305873 m, 244 m/sec, 2041409 t fired, .
Time elapsed: 1676 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 150/344 1/32 RERS17pb113-PT-9-LTLFireability-05 11310 m, 79 m/sec, 11309 t fired, .
49 EF FNDP 1383/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 315617 t fired, 1 attempts, .
50 EF STEQ 1383/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1383/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 307077 m, 240 m/sec, 2051285 t fired, .
Time elapsed: 1681 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 155/344 1/32 RERS17pb113-PT-9-LTLFireability-05 11705 m, 79 m/sec, 11704 t fired, .
49 EF FNDP 1388/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 316858 t fired, 1 attempts, .
50 EF STEQ 1388/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1388/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 308259 m, 236 m/sec, 2061905 t fired, .
Time elapsed: 1686 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 160/344 1/32 RERS17pb113-PT-9-LTLFireability-05 12100 m, 79 m/sec, 12099 t fired, .
49 EF FNDP 1393/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 318107 t fired, 1 attempts, .
50 EF STEQ 1393/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1393/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 309448 m, 237 m/sec, 2071627 t fired, .
Time elapsed: 1691 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 165/344 1/32 RERS17pb113-PT-9-LTLFireability-05 12461 m, 72 m/sec, 12460 t fired, .
49 EF FNDP 1398/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 319401 t fired, 1 attempts, .
50 EF STEQ 1398/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1398/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 310671 m, 244 m/sec, 2081363 t fired, .
Time elapsed: 1696 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 170/344 1/32 RERS17pb113-PT-9-LTLFireability-05 12829 m, 73 m/sec, 12828 t fired, .
49 EF FNDP 1403/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 320659 t fired, 1 attempts, .
50 EF STEQ 1403/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1403/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 311869 m, 239 m/sec, 2091059 t fired, .
Time elapsed: 1701 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 175/344 1/32 RERS17pb113-PT-9-LTLFireability-05 13213 m, 76 m/sec, 13212 t fired, .
49 EF FNDP 1408/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 321891 t fired, 1 attempts, .
50 EF STEQ 1408/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1408/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 313053 m, 236 m/sec, 2101600 t fired, .
Time elapsed: 1706 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 180/344 1/32 RERS17pb113-PT-9-LTLFireability-05 13606 m, 78 m/sec, 13605 t fired, .
49 EF FNDP 1413/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 323118 t fired, 1 attempts, .
50 EF STEQ 1413/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1413/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 314233 m, 236 m/sec, 2111794 t fired, .
Time elapsed: 1711 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 185/344 1/32 RERS17pb113-PT-9-LTLFireability-05 13989 m, 76 m/sec, 13988 t fired, .
49 EF FNDP 1418/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 324376 t fired, 1 attempts, .
50 EF STEQ 1418/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1418/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 315425 m, 238 m/sec, 2122885 t fired, .
Time elapsed: 1716 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 190/344 1/32 RERS17pb113-PT-9-LTLFireability-05 14350 m, 72 m/sec, 14349 t fired, .
49 EF FNDP 1423/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 325670 t fired, 1 attempts, .
50 EF STEQ 1423/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1423/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 316647 m, 244 m/sec, 2134661 t fired, .
Time elapsed: 1721 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 195/344 1/32 RERS17pb113-PT-9-LTLFireability-05 14752 m, 80 m/sec, 14751 t fired, .
49 EF FNDP 1428/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 326974 t fired, 1 attempts, .
50 EF STEQ 1428/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1428/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 317878 m, 246 m/sec, 2146016 t fired, .
Time elapsed: 1726 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 200/344 1/32 RERS17pb113-PT-9-LTLFireability-05 15151 m, 79 m/sec, 15150 t fired, .
49 EF FNDP 1433/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 328245 t fired, 1 attempts, .
50 EF STEQ 1433/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1433/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 319097 m, 243 m/sec, 2156565 t fired, .
Time elapsed: 1731 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 205/344 1/32 RERS17pb113-PT-9-LTLFireability-05 15495 m, 68 m/sec, 15494 t fired, .
49 EF FNDP 1438/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 329509 t fired, 1 attempts, .
50 EF STEQ 1438/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1438/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 320305 m, 241 m/sec, 2166644 t fired, .
Time elapsed: 1736 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 210/344 1/32 RERS17pb113-PT-9-LTLFireability-05 15831 m, 67 m/sec, 15830 t fired, .
49 EF FNDP 1443/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 330742 t fired, 1 attempts, .
50 EF STEQ 1443/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1443/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 321489 m, 236 m/sec, 2176193 t fired, .
Time elapsed: 1741 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 215/344 1/32 RERS17pb113-PT-9-LTLFireability-05 16227 m, 79 m/sec, 16226 t fired, .
49 EF FNDP 1448/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 331992 t fired, 1 attempts, .
50 EF STEQ 1448/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1448/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 322707 m, 243 m/sec, 2184501 t fired, .
Time elapsed: 1746 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 220/344 1/32 RERS17pb113-PT-9-LTLFireability-05 16585 m, 71 m/sec, 16584 t fired, .
49 EF FNDP 1453/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 333315 t fired, 1 attempts, .
50 EF STEQ 1453/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1453/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 323979 m, 254 m/sec, 2193733 t fired, .
Time elapsed: 1751 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 225/344 1/32 RERS17pb113-PT-9-LTLFireability-05 16942 m, 71 m/sec, 16941 t fired, .
49 EF FNDP 1458/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 334530 t fired, 1 attempts, .
50 EF STEQ 1458/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1458/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 325155 m, 235 m/sec, 2202836 t fired, .
Time elapsed: 1756 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 230/344 1/32 RERS17pb113-PT-9-LTLFireability-05 17313 m, 74 m/sec, 17312 t fired, .
49 EF FNDP 1463/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 335709 t fired, 1 attempts, .
50 EF STEQ 1463/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1463/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 326291 m, 227 m/sec, 2212010 t fired, .
Time elapsed: 1761 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 235/344 1/32 RERS17pb113-PT-9-LTLFireability-05 17696 m, 76 m/sec, 17695 t fired, .
49 EF FNDP 1468/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 336908 t fired, 1 attempts, .
50 EF STEQ 1468/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1468/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 327452 m, 232 m/sec, 2220171 t fired, .
Time elapsed: 1766 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 240/344 1/32 RERS17pb113-PT-9-LTLFireability-05 18071 m, 75 m/sec, 18070 t fired, .
49 EF FNDP 1473/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 338080 t fired, 1 attempts, .
50 EF STEQ 1473/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1473/3302 2/5 RERS17pb113-PT-9-LTLFireability-08 328588 m, 227 m/sec, 2227332 t fired, .
Time elapsed: 1771 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 245/344 1/32 RERS17pb113-PT-9-LTLFireability-05 18449 m, 75 m/sec, 18448 t fired, .
49 EF FNDP 1478/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 339254 t fired, 1 attempts, .
50 EF STEQ 1478/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1478/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 329712 m, 224 m/sec, 2234623 t fired, .
Time elapsed: 1776 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 250/344 1/32 RERS17pb113-PT-9-LTLFireability-05 18807 m, 71 m/sec, 18806 t fired, .
49 EF FNDP 1483/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 340420 t fired, 1 attempts, .
50 EF STEQ 1483/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1483/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 330867 m, 231 m/sec, 2241760 t fired, .
Time elapsed: 1781 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 255/344 1/32 RERS17pb113-PT-9-LTLFireability-05 19193 m, 77 m/sec, 19192 t fired, .
49 EF FNDP 1488/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 341618 t fired, 1 attempts, .
50 EF STEQ 1488/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1488/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 332030 m, 232 m/sec, 2249846 t fired, .
Time elapsed: 1786 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 260/344 1/32 RERS17pb113-PT-9-LTLFireability-05 19580 m, 77 m/sec, 19579 t fired, .
49 EF FNDP 1493/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 342839 t fired, 1 attempts, .
50 EF STEQ 1493/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1493/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 333210 m, 236 m/sec, 2258867 t fired, .
Time elapsed: 1791 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 265/344 1/32 RERS17pb113-PT-9-LTLFireability-05 19958 m, 75 m/sec, 19957 t fired, .
49 EF FNDP 1498/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 344014 t fired, 1 attempts, .
50 EF STEQ 1498/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1498/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 334357 m, 229 m/sec, 2266874 t fired, .
Time elapsed: 1796 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 270/344 1/32 RERS17pb113-PT-9-LTLFireability-05 20302 m, 68 m/sec, 20301 t fired, .
49 EF FNDP 1503/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 345161 t fired, 1 attempts, .
50 EF STEQ 1503/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1503/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 335456 m, 219 m/sec, 2274447 t fired, .
Time elapsed: 1801 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 275/344 1/32 RERS17pb113-PT-9-LTLFireability-05 20671 m, 73 m/sec, 20670 t fired, .
49 EF FNDP 1508/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 346277 t fired, 1 attempts, .
50 EF STEQ 1508/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1508/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 336546 m, 218 m/sec, 2281900 t fired, .
Time elapsed: 1806 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 280/344 1/32 RERS17pb113-PT-9-LTLFireability-05 21009 m, 67 m/sec, 21008 t fired, .
49 EF FNDP 1513/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 347387 t fired, 1 attempts, .
50 EF STEQ 1513/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1513/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 337632 m, 217 m/sec, 2289578 t fired, .
Time elapsed: 1811 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 285/344 1/32 RERS17pb113-PT-9-LTLFireability-05 21369 m, 72 m/sec, 21368 t fired, .
49 EF FNDP 1518/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 348508 t fired, 1 attempts, .
50 EF STEQ 1518/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1518/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 338710 m, 215 m/sec, 2297682 t fired, .
Time elapsed: 1816 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 290/344 1/32 RERS17pb113-PT-9-LTLFireability-05 21745 m, 75 m/sec, 21744 t fired, .
49 EF FNDP 1523/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 349573 t fired, 1 attempts, .
50 EF STEQ 1523/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1523/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 339763 m, 210 m/sec, 2305025 t fired, .
Time elapsed: 1821 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 295/344 1/32 RERS17pb113-PT-9-LTLFireability-05 22109 m, 72 m/sec, 22108 t fired, .
49 EF FNDP 1528/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 350590 t fired, 1 attempts, .
50 EF STEQ 1528/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1528/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 340760 m, 199 m/sec, 2312989 t fired, .
Time elapsed: 1826 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 300/344 1/32 RERS17pb113-PT-9-LTLFireability-05 22459 m, 70 m/sec, 22458 t fired, .
49 EF FNDP 1533/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 351585 t fired, 1 attempts, .
50 EF STEQ 1533/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1533/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 341747 m, 197 m/sec, 2320781 t fired, .
Time elapsed: 1831 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 305/344 1/32 RERS17pb113-PT-9-LTLFireability-05 22715 m, 51 m/sec, 22714 t fired, .
49 EF FNDP 1538/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 352625 t fired, 1 attempts, .
50 EF STEQ 1538/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1538/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 342748 m, 200 m/sec, 2329820 t fired, .
Time elapsed: 1836 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 310/344 1/32 RERS17pb113-PT-9-LTLFireability-05 23029 m, 62 m/sec, 23028 t fired, .
49 EF FNDP 1543/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 353636 t fired, 1 attempts, .
50 EF STEQ 1543/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1543/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 343748 m, 200 m/sec, 2337477 t fired, .
Time elapsed: 1841 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 315/344 1/32 RERS17pb113-PT-9-LTLFireability-05 23366 m, 67 m/sec, 23365 t fired, .
49 EF FNDP 1548/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 354630 t fired, 1 attempts, .
50 EF STEQ 1548/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1548/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 344717 m, 193 m/sec, 2345015 t fired, .
Time elapsed: 1846 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 320/344 1/32 RERS17pb113-PT-9-LTLFireability-05 23729 m, 72 m/sec, 23728 t fired, .
49 EF FNDP 1553/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 355639 t fired, 1 attempts, .
50 EF STEQ 1553/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1553/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 345710 m, 198 m/sec, 2352432 t fired, .
Time elapsed: 1851 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 325/344 1/32 RERS17pb113-PT-9-LTLFireability-05 24090 m, 72 m/sec, 24089 t fired, .
49 EF FNDP 1558/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 356650 t fired, 1 attempts, .
50 EF STEQ 1558/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1558/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 346696 m, 197 m/sec, 2359455 t fired, .
Time elapsed: 1856 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 330/344 1/32 RERS17pb113-PT-9-LTLFireability-05 24452 m, 72 m/sec, 24451 t fired, .
49 EF FNDP 1563/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 357657 t fired, 1 attempts, .
50 EF STEQ 1563/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1563/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 347688 m, 198 m/sec, 2365787 t fired, .
Time elapsed: 1861 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 335/344 1/32 RERS17pb113-PT-9-LTLFireability-05 24818 m, 73 m/sec, 24817 t fired, .
49 EF FNDP 1568/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 358697 t fired, 1 attempts, .
50 EF STEQ 1568/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1568/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 348691 m, 200 m/sec, 2373537 t fired, .
Time elapsed: 1866 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 340/344 1/32 RERS17pb113-PT-9-LTLFireability-05 25174 m, 71 m/sec, 25173 t fired, .
49 EF FNDP 1573/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 359726 t fired, 1 attempts, .
50 EF STEQ 1573/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1573/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 349697 m, 201 m/sec, 2380628 t fired, .
Time elapsed: 1871 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for RERS17pb113-PT-9-LTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1578/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 360759 t fired, 1 attempts, .
50 EF STEQ 1578/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1578/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 350717 m, 204 m/sec, 2387514 t fired, .
Time elapsed: 1876 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 RERS17pb113-PT-9-LTLFireability-14
lola: time limit : 344 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 5/344 1/32 RERS17pb113-PT-9-LTLFireability-14 307 m, 61 m/sec, 306 t fired, .
49 EF FNDP 1583/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 361816 t fired, 1 attempts, .
50 EF STEQ 1583/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1583/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 351750 m, 206 m/sec, 2395691 t fired, .
Time elapsed: 1881 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 10/344 1/32 RERS17pb113-PT-9-LTLFireability-14 611 m, 60 m/sec, 610 t fired, .
49 EF FNDP 1588/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 362882 t fired, 1 attempts, .
50 EF STEQ 1588/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1588/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 352798 m, 209 m/sec, 2404255 t fired, .
Time elapsed: 1886 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 15/344 1/32 RERS17pb113-PT-9-LTLFireability-14 926 m, 63 m/sec, 925 t fired, .
49 EF FNDP 1593/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 363896 t fired, 1 attempts, .
50 EF STEQ 1593/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1593/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 353791 m, 198 m/sec, 2413033 t fired, .
Time elapsed: 1891 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 20/344 1/32 RERS17pb113-PT-9-LTLFireability-14 1240 m, 62 m/sec, 1239 t fired, .
49 EF FNDP 1598/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 365005 t fired, 1 attempts, .
50 EF STEQ 1598/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1598/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 354868 m, 215 m/sec, 2421279 t fired, .
Time elapsed: 1896 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 25/344 1/32 RERS17pb113-PT-9-LTLFireability-14 1525 m, 57 m/sec, 1524 t fired, .
49 EF FNDP 1603/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 366049 t fired, 1 attempts, .
50 EF STEQ 1603/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1603/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 355888 m, 204 m/sec, 2429040 t fired, .
Time elapsed: 1901 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 30/344 1/32 RERS17pb113-PT-9-LTLFireability-14 1766 m, 48 m/sec, 1765 t fired, .
49 EF FNDP 1608/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 367095 t fired, 1 attempts, .
50 EF STEQ 1608/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1608/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 356910 m, 204 m/sec, 2436929 t fired, .
Time elapsed: 1906 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 35/344 1/32 RERS17pb113-PT-9-LTLFireability-14 1978 m, 42 m/sec, 1977 t fired, .
49 EF FNDP 1613/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 368171 t fired, 1 attempts, .
50 EF STEQ 1613/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1613/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 357957 m, 209 m/sec, 2445697 t fired, .
Time elapsed: 1911 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 40/344 1/32 RERS17pb113-PT-9-LTLFireability-14 2208 m, 46 m/sec, 2207 t fired, .
49 EF FNDP 1618/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 369182 t fired, 1 attempts, .
50 EF STEQ 1618/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1618/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 358949 m, 198 m/sec, 2453848 t fired, .
Time elapsed: 1916 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 45/344 1/32 RERS17pb113-PT-9-LTLFireability-14 2505 m, 59 m/sec, 2504 t fired, .
49 EF FNDP 1623/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 370279 t fired, 1 attempts, .
50 EF STEQ 1623/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1623/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 360017 m, 213 m/sec, 2462687 t fired, .
Time elapsed: 1921 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 50/344 1/32 RERS17pb113-PT-9-LTLFireability-14 2789 m, 56 m/sec, 2788 t fired, .
49 EF FNDP 1628/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 371396 t fired, 1 attempts, .
50 EF STEQ 1628/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1628/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 361100 m, 216 m/sec, 2472381 t fired, .
Time elapsed: 1926 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 55/344 1/32 RERS17pb113-PT-9-LTLFireability-14 3106 m, 63 m/sec, 3105 t fired, .
49 EF FNDP 1633/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 372555 t fired, 1 attempts, .
50 EF STEQ 1633/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1633/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 362211 m, 222 m/sec, 2483017 t fired, .
Time elapsed: 1931 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 60/344 1/32 RERS17pb113-PT-9-LTLFireability-14 3403 m, 59 m/sec, 3402 t fired, .
49 EF FNDP 1638/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 373722 t fired, 1 attempts, .
50 EF STEQ 1638/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1638/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 363341 m, 226 m/sec, 2493536 t fired, .
Time elapsed: 1936 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 65/344 1/32 RERS17pb113-PT-9-LTLFireability-14 3762 m, 71 m/sec, 3761 t fired, .
49 EF FNDP 1643/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 374808 t fired, 1 attempts, .
50 EF STEQ 1643/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1643/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 364387 m, 209 m/sec, 2502850 t fired, .
Time elapsed: 1941 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 70/344 1/32 RERS17pb113-PT-9-LTLFireability-14 4051 m, 57 m/sec, 4050 t fired, .
49 EF FNDP 1648/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 375896 t fired, 1 attempts, .
50 EF STEQ 1648/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1648/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 365454 m, 213 m/sec, 2511735 t fired, .
Time elapsed: 1946 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 75/344 1/32 RERS17pb113-PT-9-LTLFireability-14 4318 m, 53 m/sec, 4317 t fired, .
49 EF FNDP 1653/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 377066 t fired, 1 attempts, .
50 EF STEQ 1653/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1653/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 366588 m, 226 m/sec, 2520975 t fired, .
Time elapsed: 1951 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 80/344 1/32 RERS17pb113-PT-9-LTLFireability-14 4652 m, 66 m/sec, 4651 t fired, .
49 EF FNDP 1658/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 378235 t fired, 1 attempts, .
50 EF STEQ 1658/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1658/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 367736 m, 229 m/sec, 2528531 t fired, .
Time elapsed: 1956 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 85/344 1/32 RERS17pb113-PT-9-LTLFireability-14 4887 m, 47 m/sec, 4886 t fired, .
49 EF FNDP 1663/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 379423 t fired, 1 attempts, .
50 EF STEQ 1663/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1663/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 368887 m, 230 m/sec, 2537419 t fired, .
Time elapsed: 1961 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 90/344 1/32 RERS17pb113-PT-9-LTLFireability-14 5187 m, 60 m/sec, 5186 t fired, .
49 EF FNDP 1668/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 380604 t fired, 1 attempts, .
50 EF STEQ 1668/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1668/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 370033 m, 229 m/sec, 2547011 t fired, .
Time elapsed: 1966 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 95/344 1/32 RERS17pb113-PT-9-LTLFireability-14 5408 m, 44 m/sec, 5407 t fired, .
49 EF FNDP 1673/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 381745 t fired, 1 attempts, .
50 EF STEQ 1673/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1673/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 371135 m, 220 m/sec, 2554823 t fired, .
Time elapsed: 1971 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 100/344 1/32 RERS17pb113-PT-9-LTLFireability-14 5576 m, 33 m/sec, 5575 t fired, .
49 EF FNDP 1678/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 382856 t fired, 1 attempts, .
50 EF STEQ 1678/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1678/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 372213 m, 215 m/sec, 2562420 t fired, .
Time elapsed: 1976 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 105/344 1/32 RERS17pb113-PT-9-LTLFireability-14 5769 m, 38 m/sec, 5768 t fired, .
49 EF FNDP 1683/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 383965 t fired, 1 attempts, .
50 EF STEQ 1683/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1683/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 373283 m, 214 m/sec, 2569842 t fired, .
Time elapsed: 1981 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 110/344 1/32 RERS17pb113-PT-9-LTLFireability-14 6025 m, 51 m/sec, 6024 t fired, .
49 EF FNDP 1688/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 385087 t fired, 1 attempts, .
50 EF STEQ 1688/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1688/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 374362 m, 215 m/sec, 2578436 t fired, .
Time elapsed: 1986 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 115/344 1/32 RERS17pb113-PT-9-LTLFireability-14 6279 m, 50 m/sec, 6278 t fired, .
49 EF FNDP 1693/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 386212 t fired, 1 attempts, .
50 EF STEQ 1693/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1693/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 375440 m, 215 m/sec, 2586677 t fired, .
Time elapsed: 1991 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 120/344 1/32 RERS17pb113-PT-9-LTLFireability-14 6466 m, 37 m/sec, 6465 t fired, .
49 EF FNDP 1698/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 387341 t fired, 1 attempts, .
50 EF STEQ 1698/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1698/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 376527 m, 217 m/sec, 2594163 t fired, .
Time elapsed: 1996 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 125/344 1/32 RERS17pb113-PT-9-LTLFireability-14 6648 m, 36 m/sec, 6647 t fired, .
49 EF FNDP 1703/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 388458 t fired, 1 attempts, .
50 EF STEQ 1703/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1703/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 377614 m, 217 m/sec, 2602872 t fired, .
Time elapsed: 2001 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 130/344 1/32 RERS17pb113-PT-9-LTLFireability-14 6916 m, 53 m/sec, 6915 t fired, .
49 EF FNDP 1708/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 389571 t fired, 1 attempts, .
50 EF STEQ 1708/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1708/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 378680 m, 213 m/sec, 2611538 t fired, .
Time elapsed: 2006 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 135/344 1/32 RERS17pb113-PT-9-LTLFireability-14 7148 m, 46 m/sec, 7147 t fired, .
49 EF FNDP 1713/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 390677 t fired, 1 attempts, .
50 EF STEQ 1713/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1713/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 379740 m, 212 m/sec, 2621352 t fired, .
Time elapsed: 2011 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 140/344 1/32 RERS17pb113-PT-9-LTLFireability-14 7357 m, 41 m/sec, 7356 t fired, .
49 EF FNDP 1718/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 391789 t fired, 1 attempts, .
50 EF STEQ 1718/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1718/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 380811 m, 214 m/sec, 2629728 t fired, .
Time elapsed: 2016 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 145/344 1/32 RERS17pb113-PT-9-LTLFireability-14 7659 m, 60 m/sec, 7658 t fired, .
49 EF FNDP 1723/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 392866 t fired, 1 attempts, .
50 EF STEQ 1723/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1723/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 381774 m, 192 m/sec, 2637061 t fired, .
Time elapsed: 2021 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 150/344 1/32 RERS17pb113-PT-9-LTLFireability-14 7847 m, 37 m/sec, 7846 t fired, .
49 EF FNDP 1728/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 393835 t fired, 1 attempts, .
50 EF STEQ 1728/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1728/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 382495 m, 144 m/sec, 2642541 t fired, .
Time elapsed: 2026 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 155/344 1/32 RERS17pb113-PT-9-LTLFireability-14 8044 m, 39 m/sec, 8043 t fired, .
49 EF FNDP 1733/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 394964 t fired, 1 attempts, .
50 EF STEQ 1733/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1733/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 383548 m, 210 m/sec, 2651179 t fired, .
Time elapsed: 2031 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 160/344 1/32 RERS17pb113-PT-9-LTLFireability-14 8266 m, 44 m/sec, 8265 t fired, .
49 EF FNDP 1738/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 396054 t fired, 1 attempts, .
50 EF STEQ 1738/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1738/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 384591 m, 208 m/sec, 2659735 t fired, .
Time elapsed: 2036 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 165/344 1/32 RERS17pb113-PT-9-LTLFireability-14 8516 m, 50 m/sec, 8515 t fired, .
49 EF FNDP 1743/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 397145 t fired, 1 attempts, .
50 EF STEQ 1743/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1743/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 385645 m, 210 m/sec, 2669527 t fired, .
Time elapsed: 2041 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 170/344 1/32 RERS17pb113-PT-9-LTLFireability-14 8745 m, 45 m/sec, 8744 t fired, .
49 EF FNDP 1748/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 398286 t fired, 1 attempts, .
50 EF STEQ 1748/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1748/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 386737 m, 218 m/sec, 2678533 t fired, .
Time elapsed: 2046 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 175/344 1/32 RERS17pb113-PT-9-LTLFireability-14 9025 m, 56 m/sec, 9024 t fired, .
49 EF FNDP 1753/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 399372 t fired, 1 attempts, .
50 EF STEQ 1753/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1753/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 387783 m, 209 m/sec, 2687628 t fired, .
Time elapsed: 2051 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 180/344 1/32 RERS17pb113-PT-9-LTLFireability-14 9360 m, 67 m/sec, 9359 t fired, .
49 EF FNDP 1758/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 400515 t fired, 1 attempts, .
50 EF STEQ 1758/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1758/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 388882 m, 219 m/sec, 2697236 t fired, .
Time elapsed: 2056 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 185/344 1/32 RERS17pb113-PT-9-LTLFireability-14 9676 m, 63 m/sec, 9675 t fired, .
49 EF FNDP 1763/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 401531 t fired, 1 attempts, .
50 EF STEQ 1763/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1763/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 389860 m, 195 m/sec, 2706788 t fired, .
Time elapsed: 2061 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 190/344 1/32 RERS17pb113-PT-9-LTLFireability-14 9897 m, 44 m/sec, 9896 t fired, .
49 EF FNDP 1768/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 402555 t fired, 1 attempts, .
50 EF STEQ 1768/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1768/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 390844 m, 196 m/sec, 2716796 t fired, .
Time elapsed: 2066 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 195/344 1/32 RERS17pb113-PT-9-LTLFireability-14 10161 m, 52 m/sec, 10160 t fired, .
49 EF FNDP 1773/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 403594 t fired, 1 attempts, .
50 EF STEQ 1773/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1773/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 391847 m, 200 m/sec, 2725595 t fired, .
Time elapsed: 2071 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 200/344 1/32 RERS17pb113-PT-9-LTLFireability-14 10375 m, 42 m/sec, 10374 t fired, .
49 EF FNDP 1778/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 404665 t fired, 1 attempts, .
50 EF STEQ 1778/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1778/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 392875 m, 205 m/sec, 2733776 t fired, .
Time elapsed: 2076 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 205/344 1/32 RERS17pb113-PT-9-LTLFireability-14 10585 m, 42 m/sec, 10584 t fired, .
49 EF FNDP 1783/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 405743 t fired, 1 attempts, .
50 EF STEQ 1783/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1783/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 393909 m, 206 m/sec, 2742145 t fired, .
Time elapsed: 2081 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 210/344 1/32 RERS17pb113-PT-9-LTLFireability-14 10793 m, 41 m/sec, 10792 t fired, .
49 EF FNDP 1788/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 406824 t fired, 1 attempts, .
50 EF STEQ 1788/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1788/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 394944 m, 207 m/sec, 2750226 t fired, .
Time elapsed: 2086 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 215/344 1/32 RERS17pb113-PT-9-LTLFireability-14 11140 m, 69 m/sec, 11139 t fired, .
49 EF FNDP 1793/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 407896 t fired, 1 attempts, .
50 EF STEQ 1793/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1793/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 395964 m, 204 m/sec, 2759324 t fired, .
Time elapsed: 2091 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 220/344 1/32 RERS17pb113-PT-9-LTLFireability-14 11418 m, 55 m/sec, 11417 t fired, .
49 EF FNDP 1798/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 408970 t fired, 1 attempts, .
50 EF STEQ 1798/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1798/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 396991 m, 205 m/sec, 2768440 t fired, .
Time elapsed: 2096 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 225/344 1/32 RERS17pb113-PT-9-LTLFireability-14 11669 m, 50 m/sec, 11668 t fired, .
49 EF FNDP 1803/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 410052 t fired, 1 attempts, .
50 EF STEQ 1803/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1803/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 398020 m, 205 m/sec, 2776770 t fired, .
Time elapsed: 2101 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 230/344 1/32 RERS17pb113-PT-9-LTLFireability-14 11856 m, 37 m/sec, 11855 t fired, .
49 EF FNDP 1808/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 411123 t fired, 1 attempts, .
50 EF STEQ 1808/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1808/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 399044 m, 204 m/sec, 2785744 t fired, .
Time elapsed: 2106 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 235/344 1/32 RERS17pb113-PT-9-LTLFireability-14 12133 m, 55 m/sec, 12132 t fired, .
49 EF FNDP 1813/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 412194 t fired, 1 attempts, .
50 EF STEQ 1813/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1813/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 400061 m, 203 m/sec, 2794834 t fired, .
Time elapsed: 2111 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 240/344 1/32 RERS17pb113-PT-9-LTLFireability-14 12470 m, 67 m/sec, 12469 t fired, .
49 EF FNDP 1818/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 413265 t fired, 1 attempts, .
50 EF STEQ 1818/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1818/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 401066 m, 201 m/sec, 2804904 t fired, .
Time elapsed: 2116 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 245/344 1/32 RERS17pb113-PT-9-LTLFireability-14 12742 m, 54 m/sec, 12741 t fired, .
49 EF FNDP 1823/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 414336 t fired, 1 attempts, .
50 EF STEQ 1823/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1823/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 402083 m, 203 m/sec, 2814732 t fired, .
Time elapsed: 2121 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 250/344 1/32 RERS17pb113-PT-9-LTLFireability-14 12973 m, 46 m/sec, 12972 t fired, .
49 EF FNDP 1828/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 415415 t fired, 1 attempts, .
50 EF STEQ 1828/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1828/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 403114 m, 206 m/sec, 2823814 t fired, .
Time elapsed: 2126 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 255/344 1/32 RERS17pb113-PT-9-LTLFireability-14 13304 m, 66 m/sec, 13303 t fired, .
49 EF FNDP 1833/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 416494 t fired, 1 attempts, .
50 EF STEQ 1833/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1833/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 404152 m, 207 m/sec, 2832218 t fired, .
Time elapsed: 2131 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 260/344 1/32 RERS17pb113-PT-9-LTLFireability-14 13630 m, 65 m/sec, 13629 t fired, .
49 EF FNDP 1838/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 417586 t fired, 1 attempts, .
50 EF STEQ 1838/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1838/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 405194 m, 208 m/sec, 2841906 t fired, .
Time elapsed: 2136 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 265/344 1/32 RERS17pb113-PT-9-LTLFireability-14 13901 m, 54 m/sec, 13900 t fired, .
49 EF FNDP 1843/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 418642 t fired, 1 attempts, .
50 EF STEQ 1843/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1843/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 406209 m, 203 m/sec, 2851193 t fired, .
Time elapsed: 2141 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 270/344 1/32 RERS17pb113-PT-9-LTLFireability-14 14171 m, 54 m/sec, 14170 t fired, .
49 EF FNDP 1848/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 419689 t fired, 1 attempts, .
50 EF STEQ 1848/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1848/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 407218 m, 201 m/sec, 2861500 t fired, .
Time elapsed: 2146 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 275/344 1/32 RERS17pb113-PT-9-LTLFireability-14 14483 m, 62 m/sec, 14482 t fired, .
49 EF FNDP 1853/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 420765 t fired, 1 attempts, .
50 EF STEQ 1853/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1853/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 408253 m, 207 m/sec, 2871148 t fired, .
Time elapsed: 2151 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 280/344 1/32 RERS17pb113-PT-9-LTLFireability-14 14758 m, 55 m/sec, 14757 t fired, .
49 EF FNDP 1858/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 421818 t fired, 1 attempts, .
50 EF STEQ 1858/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1858/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 409260 m, 201 m/sec, 2880436 t fired, .
Time elapsed: 2156 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 285/344 1/32 RERS17pb113-PT-9-LTLFireability-14 14907 m, 29 m/sec, 14906 t fired, .
49 EF FNDP 1863/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 422869 t fired, 1 attempts, .
50 EF STEQ 1863/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1863/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 410262 m, 200 m/sec, 2890596 t fired, .
Time elapsed: 2161 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 290/344 1/32 RERS17pb113-PT-9-LTLFireability-14 15040 m, 26 m/sec, 15039 t fired, .
49 EF FNDP 1868/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 423923 t fired, 1 attempts, .
50 EF STEQ 1868/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1868/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 411260 m, 199 m/sec, 2900797 t fired, .
Time elapsed: 2166 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 295/344 1/32 RERS17pb113-PT-9-LTLFireability-14 15355 m, 63 m/sec, 15354 t fired, .
49 EF FNDP 1873/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 424972 t fired, 1 attempts, .
50 EF STEQ 1873/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1873/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 412251 m, 198 m/sec, 2911876 t fired, .
Time elapsed: 2171 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 300/344 1/32 RERS17pb113-PT-9-LTLFireability-14 15632 m, 55 m/sec, 15631 t fired, .
49 EF FNDP 1878/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 426023 t fired, 1 attempts, .
50 EF STEQ 1878/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1878/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 413250 m, 199 m/sec, 2922182 t fired, .
Time elapsed: 2176 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 305/344 1/32 RERS17pb113-PT-9-LTLFireability-14 15855 m, 44 m/sec, 15854 t fired, .
49 EF FNDP 1883/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 427116 t fired, 1 attempts, .
50 EF STEQ 1883/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1883/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 414302 m, 210 m/sec, 2931653 t fired, .
Time elapsed: 2181 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 310/344 1/32 RERS17pb113-PT-9-LTLFireability-14 16099 m, 48 m/sec, 16098 t fired, .
49 EF FNDP 1888/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 428215 t fired, 1 attempts, .
50 EF STEQ 1888/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1888/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 415355 m, 210 m/sec, 2939471 t fired, .
Time elapsed: 2186 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 315/344 1/32 RERS17pb113-PT-9-LTLFireability-14 16410 m, 62 m/sec, 16409 t fired, .
49 EF FNDP 1893/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 429303 t fired, 1 attempts, .
50 EF STEQ 1893/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1893/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 416398 m, 208 m/sec, 2948033 t fired, .
Time elapsed: 2191 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 320/344 1/32 RERS17pb113-PT-9-LTLFireability-14 16633 m, 44 m/sec, 16632 t fired, .
49 EF FNDP 1898/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 430401 t fired, 1 attempts, .
50 EF STEQ 1898/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1898/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 417467 m, 213 m/sec, 2956754 t fired, .
Time elapsed: 2196 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 325/344 1/32 RERS17pb113-PT-9-LTLFireability-14 16957 m, 64 m/sec, 16956 t fired, .
49 EF FNDP 1903/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 431477 t fired, 1 attempts, .
50 EF STEQ 1903/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1903/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 418511 m, 208 m/sec, 2964361 t fired, .
Time elapsed: 2201 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 330/344 1/32 RERS17pb113-PT-9-LTLFireability-14 17226 m, 53 m/sec, 17225 t fired, .
49 EF FNDP 1908/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 432556 t fired, 1 attempts, .
50 EF STEQ 1908/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1908/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 419554 m, 208 m/sec, 2972476 t fired, .
Time elapsed: 2206 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 335/344 1/32 RERS17pb113-PT-9-LTLFireability-14 17467 m, 48 m/sec, 17466 t fired, .
49 EF FNDP 1913/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 433622 t fired, 1 attempts, .
50 EF STEQ 1913/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1913/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 420578 m, 204 m/sec, 2981047 t fired, .
Time elapsed: 2211 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 340/344 1/32 RERS17pb113-PT-9-LTLFireability-14 17705 m, 47 m/sec, 17704 t fired, .
49 EF FNDP 1918/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 434695 t fired, 1 attempts, .
50 EF STEQ 1918/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1918/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 421627 m, 209 m/sec, 2988176 t fired, .
Time elapsed: 2216 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for RERS17pb113-PT-9-LTLFireability-14 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1923/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 435777 t fired, 1 attempts, .
50 EF STEQ 1923/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1923/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 422678 m, 210 m/sec, 2996360 t fired, .
Time elapsed: 2221 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 RERS17pb113-PT-9-LTLFireability-11
lola: time limit : 344 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 5/344 1/32 RERS17pb113-PT-9-LTLFireability-11 299 m, 59 m/sec, 298 t fired, .
49 EF FNDP 1928/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 436869 t fired, 1 attempts, .
50 EF STEQ 1928/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1928/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 423726 m, 209 m/sec, 3005640 t fired, .
Time elapsed: 2226 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 10/344 1/32 RERS17pb113-PT-9-LTLFireability-11 590 m, 58 m/sec, 589 t fired, .
49 EF FNDP 1933/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 437942 t fired, 1 attempts, .
50 EF STEQ 1933/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1933/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 424771 m, 209 m/sec, 3013865 t fired, .
Time elapsed: 2231 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 15/344 1/32 RERS17pb113-PT-9-LTLFireability-11 889 m, 59 m/sec, 888 t fired, .
49 EF FNDP 1938/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 439030 t fired, 1 attempts, .
50 EF STEQ 1938/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1938/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 425811 m, 208 m/sec, 3023079 t fired, .
Time elapsed: 2236 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 20/344 1/32 RERS17pb113-PT-9-LTLFireability-11 1200 m, 62 m/sec, 1199 t fired, .
49 EF FNDP 1943/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 440238 t fired, 1 attempts, .
50 EF STEQ 1943/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1943/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 426957 m, 229 m/sec, 3034289 t fired, .
Time elapsed: 2241 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 25/344 1/32 RERS17pb113-PT-9-LTLFireability-11 1513 m, 62 m/sec, 1512 t fired, .
49 EF FNDP 1948/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 441439 t fired, 1 attempts, .
50 EF STEQ 1948/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1948/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 428112 m, 231 m/sec, 3041176 t fired, .
Time elapsed: 2246 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 30/344 1/32 RERS17pb113-PT-9-LTLFireability-11 1823 m, 62 m/sec, 1822 t fired, .
49 EF FNDP 1953/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 442588 t fired, 1 attempts, .
50 EF STEQ 1953/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1953/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 429222 m, 222 m/sec, 3048735 t fired, .
Time elapsed: 2251 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 35/344 1/32 RERS17pb113-PT-9-LTLFireability-11 2141 m, 63 m/sec, 2140 t fired, .
49 EF FNDP 1958/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 443658 t fired, 1 attempts, .
50 EF STEQ 1958/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1958/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 430257 m, 207 m/sec, 3056942 t fired, .
Time elapsed: 2256 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 40/344 1/32 RERS17pb113-PT-9-LTLFireability-11 2458 m, 63 m/sec, 2457 t fired, .
49 EF FNDP 1963/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 444722 t fired, 1 attempts, .
50 EF STEQ 1963/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1963/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 431279 m, 204 m/sec, 3063857 t fired, .
Time elapsed: 2261 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 45/344 1/32 RERS17pb113-PT-9-LTLFireability-11 2776 m, 63 m/sec, 2775 t fired, .
49 EF FNDP 1968/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 445866 t fired, 1 attempts, .
50 EF STEQ 1968/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1968/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 432377 m, 219 m/sec, 3072331 t fired, .
Time elapsed: 2266 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 50/344 1/32 RERS17pb113-PT-9-LTLFireability-11 3136 m, 72 m/sec, 3135 t fired, .
49 EF FNDP 1973/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 446996 t fired, 1 attempts, .
50 EF STEQ 1973/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1973/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 433451 m, 214 m/sec, 3081925 t fired, .
Time elapsed: 2271 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 55/344 1/32 RERS17pb113-PT-9-LTLFireability-11 3491 m, 71 m/sec, 3490 t fired, .
49 EF FNDP 1978/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 448164 t fired, 1 attempts, .
50 EF STEQ 1978/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1978/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 434596 m, 229 m/sec, 3088915 t fired, .
Time elapsed: 2276 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 60/344 1/32 RERS17pb113-PT-9-LTLFireability-11 3838 m, 69 m/sec, 3837 t fired, .
49 EF FNDP 1983/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 449436 t fired, 1 attempts, .
50 EF STEQ 1983/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1983/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 435828 m, 246 m/sec, 3097544 t fired, .
Time elapsed: 2281 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 65/344 1/32 RERS17pb113-PT-9-LTLFireability-11 4187 m, 69 m/sec, 4186 t fired, .
49 EF FNDP 1988/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 450697 t fired, 1 attempts, .
50 EF STEQ 1988/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1988/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 437056 m, 245 m/sec, 3106510 t fired, .
Time elapsed: 2286 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 70/344 1/32 RERS17pb113-PT-9-LTLFireability-11 4552 m, 73 m/sec, 4551 t fired, .
49 EF FNDP 1993/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 451865 t fired, 1 attempts, .
50 EF STEQ 1993/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1993/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 438183 m, 225 m/sec, 3115371 t fired, .
Time elapsed: 2291 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 75/344 1/32 RERS17pb113-PT-9-LTLFireability-11 4915 m, 72 m/sec, 4914 t fired, .
49 EF FNDP 1998/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 453036 t fired, 1 attempts, .
50 EF STEQ 1998/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 1998/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 439321 m, 227 m/sec, 3124549 t fired, .
Time elapsed: 2296 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 80/344 1/32 RERS17pb113-PT-9-LTLFireability-11 5280 m, 73 m/sec, 5279 t fired, .
49 EF FNDP 2003/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 454204 t fired, 1 attempts, .
50 EF STEQ 2003/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2003/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 440457 m, 227 m/sec, 3132376 t fired, .
Time elapsed: 2301 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 85/344 1/32 RERS17pb113-PT-9-LTLFireability-11 5647 m, 73 m/sec, 5646 t fired, .
49 EF FNDP 2008/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 455380 t fired, 1 attempts, .
50 EF STEQ 2008/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2008/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 441607 m, 230 m/sec, 3140154 t fired, .
Time elapsed: 2306 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 90/344 1/32 RERS17pb113-PT-9-LTLFireability-11 6018 m, 74 m/sec, 6017 t fired, .
49 EF FNDP 2013/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 456553 t fired, 1 attempts, .
50 EF STEQ 2013/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2013/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 442751 m, 228 m/sec, 3148546 t fired, .
Time elapsed: 2311 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 95/344 1/32 RERS17pb113-PT-9-LTLFireability-11 6406 m, 77 m/sec, 6405 t fired, .
49 EF FNDP 2018/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 457718 t fired, 1 attempts, .
50 EF STEQ 2018/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2018/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 443892 m, 228 m/sec, 3155914 t fired, .
Time elapsed: 2316 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 100/344 1/32 RERS17pb113-PT-9-LTLFireability-11 6792 m, 77 m/sec, 6791 t fired, .
49 EF FNDP 2023/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 458851 t fired, 1 attempts, .
50 EF STEQ 2023/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2023/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 444997 m, 221 m/sec, 3163409 t fired, .
Time elapsed: 2321 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 105/344 1/32 RERS17pb113-PT-9-LTLFireability-11 7173 m, 76 m/sec, 7172 t fired, .
49 EF FNDP 2028/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 459890 t fired, 1 attempts, .
50 EF STEQ 2028/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2028/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 446034 m, 207 m/sec, 3170956 t fired, .
Time elapsed: 2326 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 110/344 1/32 RERS17pb113-PT-9-LTLFireability-11 7555 m, 76 m/sec, 7554 t fired, .
49 EF FNDP 2033/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 461013 t fired, 1 attempts, .
50 EF STEQ 2033/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2033/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 447138 m, 220 m/sec, 3178146 t fired, .
Time elapsed: 2331 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 115/344 1/32 RERS17pb113-PT-9-LTLFireability-11 7937 m, 76 m/sec, 7936 t fired, .
49 EF FNDP 2038/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 462122 t fired, 1 attempts, .
50 EF STEQ 2038/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2038/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 448224 m, 217 m/sec, 3185277 t fired, .
Time elapsed: 2336 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 120/344 1/32 RERS17pb113-PT-9-LTLFireability-11 8256 m, 63 m/sec, 8255 t fired, .
49 EF FNDP 2043/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 463160 t fired, 1 attempts, .
50 EF STEQ 2043/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2043/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 449116 m, 178 m/sec, 3190685 t fired, .
Time elapsed: 2341 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 125/344 1/32 RERS17pb113-PT-9-LTLFireability-11 8408 m, 30 m/sec, 8407 t fired, .
49 EF FNDP 2048/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 464114 t fired, 1 attempts, .
50 EF STEQ 2048/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2048/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 449608 m, 98 m/sec, 3194262 t fired, .
Time elapsed: 2346 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 130/344 1/32 RERS17pb113-PT-9-LTLFireability-11 8559 m, 30 m/sec, 8558 t fired, .
49 EF FNDP 2053/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 465046 t fired, 1 attempts, .
50 EF STEQ 2053/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2053/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 450085 m, 95 m/sec, 3197074 t fired, .
Time elapsed: 2351 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 135/344 1/32 RERS17pb113-PT-9-LTLFireability-11 8711 m, 30 m/sec, 8710 t fired, .
49 EF FNDP 2058/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 466016 t fired, 1 attempts, .
50 EF STEQ 2058/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2058/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 450584 m, 99 m/sec, 3199993 t fired, .
Time elapsed: 2356 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 140/344 1/32 RERS17pb113-PT-9-LTLFireability-11 8868 m, 31 m/sec, 8867 t fired, .
49 EF FNDP 2063/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 467065 t fired, 1 attempts, .
50 EF STEQ 2063/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2063/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 451121 m, 107 m/sec, 3202334 t fired, .
Time elapsed: 2361 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 145/344 1/32 RERS17pb113-PT-9-LTLFireability-11 9110 m, 48 m/sec, 9109 t fired, .
49 EF FNDP 2068/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 468116 t fired, 1 attempts, .
50 EF STEQ 2068/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2068/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 451662 m, 108 m/sec, 3204806 t fired, .
Time elapsed: 2366 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 150/344 1/32 RERS17pb113-PT-9-LTLFireability-11 9450 m, 68 m/sec, 9449 t fired, .
49 EF FNDP 2073/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 469208 t fired, 1 attempts, .
50 EF STEQ 2073/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2073/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 452230 m, 113 m/sec, 3208229 t fired, .
Time elapsed: 2371 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 155/344 1/32 RERS17pb113-PT-9-LTLFireability-11 9793 m, 68 m/sec, 9792 t fired, .
49 EF FNDP 2078/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 470339 t fired, 1 attempts, .
50 EF STEQ 2078/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2078/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 452819 m, 117 m/sec, 3211176 t fired, .
Time elapsed: 2376 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 160/344 1/32 RERS17pb113-PT-9-LTLFireability-11 10149 m, 71 m/sec, 10148 t fired, .
49 EF FNDP 2083/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 471516 t fired, 1 attempts, .
50 EF STEQ 2083/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2083/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 453420 m, 120 m/sec, 3214613 t fired, .
Time elapsed: 2381 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 165/344 1/32 RERS17pb113-PT-9-LTLFireability-11 10510 m, 72 m/sec, 10509 t fired, .
49 EF FNDP 2088/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 472695 t fired, 1 attempts, .
50 EF STEQ 2088/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2088/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 454017 m, 119 m/sec, 3218223 t fired, .
Time elapsed: 2386 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 170/344 1/32 RERS17pb113-PT-9-LTLFireability-11 10889 m, 75 m/sec, 10888 t fired, .
49 EF FNDP 2093/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 473933 t fired, 1 attempts, .
50 EF STEQ 2093/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2093/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 454633 m, 123 m/sec, 3222089 t fired, .
Time elapsed: 2391 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 175/344 1/32 RERS17pb113-PT-9-LTLFireability-11 11250 m, 72 m/sec, 11249 t fired, .
49 EF FNDP 2098/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 475125 t fired, 1 attempts, .
50 EF STEQ 2098/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2098/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 455228 m, 119 m/sec, 3225547 t fired, .
Time elapsed: 2396 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 180/344 1/32 RERS17pb113-PT-9-LTLFireability-11 11569 m, 63 m/sec, 11568 t fired, .
49 EF FNDP 2103/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 476085 t fired, 1 attempts, .
50 EF STEQ 2103/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2103/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 455726 m, 99 m/sec, 3228589 t fired, .
Time elapsed: 2401 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 185/344 1/32 RERS17pb113-PT-9-LTLFireability-11 11894 m, 65 m/sec, 11893 t fired, .
49 EF FNDP 2108/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 477088 t fired, 1 attempts, .
50 EF STEQ 2108/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2108/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 456248 m, 104 m/sec, 3231781 t fired, .
Time elapsed: 2406 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 190/344 1/32 RERS17pb113-PT-9-LTLFireability-11 12222 m, 65 m/sec, 12221 t fired, .
49 EF FNDP 2113/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 478127 t fired, 1 attempts, .
50 EF STEQ 2113/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2113/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 456785 m, 107 m/sec, 3235034 t fired, .
Time elapsed: 2411 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 195/344 1/32 RERS17pb113-PT-9-LTLFireability-11 12561 m, 67 m/sec, 12560 t fired, .
49 EF FNDP 2118/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 479264 t fired, 1 attempts, .
50 EF STEQ 2118/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2118/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 457359 m, 114 m/sec, 3239024 t fired, .
Time elapsed: 2416 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 200/344 1/32 RERS17pb113-PT-9-LTLFireability-11 12922 m, 72 m/sec, 12921 t fired, .
49 EF FNDP 2123/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 480520 t fired, 1 attempts, .
50 EF STEQ 2123/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2123/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 457972 m, 122 m/sec, 3243743 t fired, .
Time elapsed: 2421 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 205/344 1/32 RERS17pb113-PT-9-LTLFireability-11 13268 m, 69 m/sec, 13267 t fired, .
49 EF FNDP 2128/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 481713 t fired, 1 attempts, .
50 EF STEQ 2128/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2128/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 458572 m, 120 m/sec, 3247314 t fired, .
Time elapsed: 2426 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 210/344 1/32 RERS17pb113-PT-9-LTLFireability-11 13616 m, 69 m/sec, 13615 t fired, .
49 EF FNDP 2133/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 482400 t fired, 1 attempts, .
50 EF STEQ 2133/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2133/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 459654 m, 216 m/sec, 3254011 t fired, .
Time elapsed: 2431 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 215/344 1/32 RERS17pb113-PT-9-LTLFireability-11 13962 m, 69 m/sec, 13961 t fired, .
49 EF FNDP 2138/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 482986 t fired, 1 attempts, .
50 EF STEQ 2138/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2138/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 460270 m, 123 m/sec, 3257422 t fired, .
Time elapsed: 2436 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 220/344 1/32 RERS17pb113-PT-9-LTLFireability-11 14300 m, 67 m/sec, 14299 t fired, .
49 EF FNDP 2143/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 483561 t fired, 1 attempts, .
50 EF STEQ 2143/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2143/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 460823 m, 110 m/sec, 3260269 t fired, .
Time elapsed: 2441 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 225/344 1/32 RERS17pb113-PT-9-LTLFireability-11 14646 m, 69 m/sec, 14645 t fired, .
49 EF FNDP 2148/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 484168 t fired, 1 attempts, .
50 EF STEQ 2148/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2148/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 461406 m, 116 m/sec, 3263091 t fired, .
Time elapsed: 2446 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 230/344 1/32 RERS17pb113-PT-9-LTLFireability-11 15004 m, 71 m/sec, 15003 t fired, .
49 EF FNDP 2153/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 484804 t fired, 1 attempts, .
50 EF STEQ 2153/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2153/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 462020 m, 122 m/sec, 3266585 t fired, .
Time elapsed: 2451 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 235/344 1/32 RERS17pb113-PT-9-LTLFireability-11 15311 m, 61 m/sec, 15310 t fired, .
49 EF FNDP 2158/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 485296 t fired, 1 attempts, .
50 EF STEQ 2158/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2158/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 462558 m, 107 m/sec, 3270241 t fired, .
Time elapsed: 2456 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 240/344 1/32 RERS17pb113-PT-9-LTLFireability-11 15468 m, 31 m/sec, 15467 t fired, .
49 EF FNDP 2163/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 485882 t fired, 1 attempts, .
50 EF STEQ 2163/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2163/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 463631 m, 214 m/sec, 3277275 t fired, .
Time elapsed: 2461 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 245/344 1/32 RERS17pb113-PT-9-LTLFireability-11 15626 m, 31 m/sec, 15625 t fired, .
49 EF FNDP 2168/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 486466 t fired, 1 attempts, .
50 EF STEQ 2168/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2168/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 464698 m, 213 m/sec, 3284833 t fired, .
Time elapsed: 2466 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 250/344 1/32 RERS17pb113-PT-9-LTLFireability-11 15909 m, 56 m/sec, 15908 t fired, .
49 EF FNDP 2173/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 487451 t fired, 1 attempts, .
50 EF STEQ 2173/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2173/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 465909 m, 242 m/sec, 3291625 t fired, .
Time elapsed: 2471 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 255/344 1/32 RERS17pb113-PT-9-LTLFireability-11 16282 m, 74 m/sec, 16281 t fired, .
49 EF FNDP 2178/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 488699 t fired, 1 attempts, .
50 EF STEQ 2178/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2178/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 467139 m, 246 m/sec, 3299205 t fired, .
Time elapsed: 2476 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 260/344 1/32 RERS17pb113-PT-9-LTLFireability-11 16662 m, 76 m/sec, 16661 t fired, .
49 EF FNDP 2183/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 490033 t fired, 1 attempts, .
50 EF STEQ 2183/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2183/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 468438 m, 259 m/sec, 3307466 t fired, .
Time elapsed: 2481 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 265/344 1/32 RERS17pb113-PT-9-LTLFireability-11 17042 m, 76 m/sec, 17041 t fired, .
49 EF FNDP 2188/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 491367 t fired, 1 attempts, .
50 EF STEQ 2188/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2188/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 469732 m, 258 m/sec, 3315989 t fired, .
Time elapsed: 2486 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 270/344 1/32 RERS17pb113-PT-9-LTLFireability-11 17421 m, 75 m/sec, 17420 t fired, .
49 EF FNDP 2193/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 492695 t fired, 1 attempts, .
50 EF STEQ 2193/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2193/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 471014 m, 256 m/sec, 3325694 t fired, .
Time elapsed: 2491 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 275/344 1/32 RERS17pb113-PT-9-LTLFireability-11 17800 m, 75 m/sec, 17799 t fired, .
49 EF FNDP 2198/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 494036 t fired, 1 attempts, .
50 EF STEQ 2198/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2198/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 472317 m, 260 m/sec, 3334365 t fired, .
Time elapsed: 2496 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 280/344 1/32 RERS17pb113-PT-9-LTLFireability-11 18166 m, 73 m/sec, 18165 t fired, .
49 EF FNDP 2203/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 495349 t fired, 1 attempts, .
50 EF STEQ 2203/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2203/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 473585 m, 253 m/sec, 3343792 t fired, .
Time elapsed: 2501 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 285/344 1/32 RERS17pb113-PT-9-LTLFireability-11 18542 m, 75 m/sec, 18541 t fired, .
49 EF FNDP 2208/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 496686 t fired, 1 attempts, .
50 EF STEQ 2208/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2208/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 474870 m, 257 m/sec, 3353365 t fired, .
Time elapsed: 2506 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-9-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-9-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-08: AG 0 0 3 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-9-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-9-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 290/344 1/32 RERS17pb113-PT-9-LTLFireability-11 18915 m, 74 m/sec, 18914 t fired, .
49 EF FNDP 2213/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 498011 t fired, 1 attempts, .
50 EF STEQ 2213/3302 0/5 RERS17pb113-PT-9-LTLFireability-08 sara is running.
52 EF SRCH 2213/3302 3/5 RERS17pb113-PT-9-LTLFireability-08 476137 m, 253 m/sec, 3363973 t fired, .
Time elapsed: 2511 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-9-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-03: LTL true LTL model checker
RERS17pb113-PT-9-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-9-LTLFireability-09: LTL false LTL model checker
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-9"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-9, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889197900068"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-9.tgz
mv RERS17pb113-PT-9 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;