fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r326-tall-167889197900020
Last Updated
May 14, 2023

About the Execution of LoLA for RERS17pb113-PT-3

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16222.155 2428247.00 4362796.00 36481.40 FTF?F??FFFFT??FF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r326-tall-167889197900020.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RERS17pb113-PT-3, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889197900020
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.4K Feb 26 18:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 26 18:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 18:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 26 18:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 16:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 18:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 144K Feb 26 18:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 26 18:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 30K Feb 26 18:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-00
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-01
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-02
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-03
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-04
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-05
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-06
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-07
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-08
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-09
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-10
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-11
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-12
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-13
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-14
FORMULA_NAME RERS17pb113-PT-3-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678934102205

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-3
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT RERS17pb113-PT-3
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability

FORMULA RERS17pb113-PT-3-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-3-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678936530452

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 52 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 57 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 62 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 67 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 72 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 77 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 82 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 87 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 92 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 97 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 130.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 34 (type CNST) for 31 RERS17pb113-PT-3-LTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 34 (type CNST) for RERS17pb113-PT-3-LTLFireability-09
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 16.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 19.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 23.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 67 (type EXCL) for 54 RERS17pb113-PT-3-LTLFireability-14
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for RERS17pb113-PT-3-LTLFireability-14
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 54 RERS17pb113-PT-3-LTLFireability-14
lola: time limit : 139 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:735
lola: rewrite Frontend/Parser/formula_rewrite.k:695
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 1 0 4 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 LTL EXCL 4/139 1/32 RERS17pb113-PT-3-LTLFireability-14 4449 m, 889 m/sec, 4448 t fired, .

Time elapsed: 404 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 1 0 4 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 LTL EXCL 10/139 2/32 RERS17pb113-PT-3-LTLFireability-14 69770 m, 13064 m/sec, 69770 t fired, .

Time elapsed: 409 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 1 0 4 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 LTL EXCL 15/139 3/32 RERS17pb113-PT-3-LTLFireability-14 140809 m, 14207 m/sec, 140808 t fired, .

Time elapsed: 414 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-14: CONJ 0 0 1 0 4 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 LTL EXCL 20/139 4/32 RERS17pb113-PT-3-LTLFireability-14 225787 m, 16995 m/sec, 225786 t fired, .

Time elapsed: 419 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 19.000000 secs.
lola: FINISHED task # 57 (type EXCL) for RERS17pb113-PT-3-LTLFireability-14
lola: result : false
lola: markings : 231107
lola: fired transitions : 231107
lola: time used : 21.000000
lola: memory pages used : 4
lola: LAUNCH task # 42 (type EXCL) for 41 RERS17pb113-PT-3-LTLFireability-11
lola: time limit : 167 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for RERS17pb113-PT-3-LTLFireability-11
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 RERS17pb113-PT-3-LTLFireability-10
lola: time limit : 176 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 1 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 4/176 1/32 RERS17pb113-PT-3-LTLFireability-10 24031 m, 4806 m/sec, 24030 t fired, .

Time elapsed: 424 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 1 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 9/176 1/32 RERS17pb113-PT-3-LTLFireability-10 59165 m, 7026 m/sec, 59164 t fired, .

Time elapsed: 429 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 1 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 14/176 2/32 RERS17pb113-PT-3-LTLFireability-10 83160 m, 4799 m/sec, 83159 t fired, .

Time elapsed: 434 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 15.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 1 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 19/187 2/32 RERS17pb113-PT-3-LTLFireability-10 129730 m, 9314 m/sec, 129729 t fired, .

Time elapsed: 439 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-10: LTL 0 0 1 0 0 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 24/187 3/32 RERS17pb113-PT-3-LTLFireability-10 156632 m, 5380 m/sec, 156631 t fired, .

Time elapsed: 444 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 39 (type EXCL) for RERS17pb113-PT-3-LTLFireability-10
lola: result : false
lola: markings : 251963
lola: fired transitions : 251963
lola: time used : 28.000000
lola: memory pages used : 4
lola: LAUNCH task # 27 (type EXCL) for 24 RERS17pb113-PT-3-LTLFireability-08
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 LTL EXCL 1/210 1/32 RERS17pb113-PT-3-LTLFireability-08 7535 m, 1507 m/sec, 7534 t fired, .

Time elapsed: 449 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-08: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 LTL EXCL 6/210 2/32 RERS17pb113-PT-3-LTLFireability-08 121442 m, 22781 m/sec, 121441 t fired, .

Time elapsed: 454 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 27 (type EXCL) for RERS17pb113-PT-3-LTLFireability-08
lola: result : false
lola: markings : 231711
lola: fired transitions : 231711
lola: time used : 10.000000
lola: memory pages used : 4
lola: LAUNCH task # 22 (type EXCL) for 21 RERS17pb113-PT-3-LTLFireability-07
lola: time limit : 241 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 1/241 1/32 RERS17pb113-PT-3-LTLFireability-07 30318 m, 6063 m/sec, 30317 t fired, .

Time elapsed: 459 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 6/261 2/32 RERS17pb113-PT-3-LTLFireability-07 176606 m, 29257 m/sec, 176605 t fired, .

Time elapsed: 464 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 11/261 4/32 RERS17pb113-PT-3-LTLFireability-07 327512 m, 30181 m/sec, 327511 t fired, .

Time elapsed: 469 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 22 (type EXCL) for RERS17pb113-PT-3-LTLFireability-07
lola: result : false
lola: markings : 461969
lola: fired transitions : 461972
lola: time used : 15.000000
lola: memory pages used : 6
lola: LAUNCH task # 16 (type EXCL) for 15 RERS17pb113-PT-3-LTLFireability-05
lola: time limit : 284 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 1/284 1/32 RERS17pb113-PT-3-LTLFireability-05 9949 m, 1989 m/sec, 9949 t fired, .

Time elapsed: 474 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 6/284 3/32 RERS17pb113-PT-3-LTLFireability-05 156836 m, 29377 m/sec, 156835 t fired, .

Time elapsed: 479 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 11/284 5/32 RERS17pb113-PT-3-LTLFireability-05 301856 m, 29004 m/sec, 301861 t fired, .

Time elapsed: 484 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 16/284 7/32 RERS17pb113-PT-3-LTLFireability-05 446861 m, 29001 m/sec, 446901 t fired, .

Time elapsed: 489 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 21/284 10/32 RERS17pb113-PT-3-LTLFireability-05 590901 m, 28808 m/sec, 590955 t fired, .

Time elapsed: 494 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 26/284 12/32 RERS17pb113-PT-3-LTLFireability-05 733047 m, 28429 m/sec, 733104 t fired, .

Time elapsed: 499 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 31/284 14/32 RERS17pb113-PT-3-LTLFireability-05 876580 m, 28706 m/sec, 876652 t fired, .

Time elapsed: 504 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 36/284 16/32 RERS17pb113-PT-3-LTLFireability-05 1019279 m, 28539 m/sec, 1019366 t fired, .

Time elapsed: 509 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 41/284 18/32 RERS17pb113-PT-3-LTLFireability-05 1161994 m, 28543 m/sec, 1162101 t fired, .

Time elapsed: 514 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 46/284 20/32 RERS17pb113-PT-3-LTLFireability-05 1304315 m, 28464 m/sec, 1304467 t fired, .

Time elapsed: 519 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 51/284 22/32 RERS17pb113-PT-3-LTLFireability-05 1446678 m, 28472 m/sec, 1446859 t fired, .

Time elapsed: 524 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 56/284 24/32 RERS17pb113-PT-3-LTLFireability-05 1589279 m, 28520 m/sec, 1589479 t fired, .

Time elapsed: 529 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 61/284 27/32 RERS17pb113-PT-3-LTLFireability-05 1731077 m, 28359 m/sec, 1731310 t fired, .

Time elapsed: 534 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 66/284 29/32 RERS17pb113-PT-3-LTLFireability-05 1872073 m, 28199 m/sec, 1872352 t fired, .

Time elapsed: 539 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 71/284 31/32 RERS17pb113-PT-3-LTLFireability-05 2013236 m, 28232 m/sec, 2013557 t fired, .

Time elapsed: 544 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for RERS17pb113-PT-3-LTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 549 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 RERS17pb113-PT-3-LTLFireability-04
lola: time limit : 305 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 5/305 2/32 RERS17pb113-PT-3-LTLFireability-04 85179 m, 17035 m/sec, 85178 t fired, .

Time elapsed: 554 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 10/305 4/32 RERS17pb113-PT-3-LTLFireability-04 197110 m, 22386 m/sec, 197110 t fired, .

Time elapsed: 559 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for RERS17pb113-PT-3-LTLFireability-04
lola: result : false
lola: markings : 231107
lola: fired transitions : 231107
lola: time used : 11.000000
lola: memory pages used : 4
lola: LAUNCH task # 7 (type EXCL) for 6 RERS17pb113-PT-3-LTLFireability-02
lola: time limit : 337 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 4/337 2/32 RERS17pb113-PT-3-LTLFireability-02 99211 m, 19842 m/sec, 99210 t fired, .

Time elapsed: 564 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for RERS17pb113-PT-3-LTLFireability-02
lola: result : false
lola: markings : 231107
lola: fired transitions : 231107
lola: time used : 8.000000
lola: memory pages used : 4
lola: LAUNCH task # 1 (type EXCL) for 0 RERS17pb113-PT-3-LTLFireability-00
lola: time limit : 379 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 1/379 1/32 RERS17pb113-PT-3-LTLFireability-00 7873 m, 1574 m/sec, 7872 t fired, .

Time elapsed: 569 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 6/379 3/32 RERS17pb113-PT-3-LTLFireability-00 139111 m, 26247 m/sec, 139110 t fired, .

Time elapsed: 574 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for RERS17pb113-PT-3-LTLFireability-00
lola: result : false
lola: markings : 257473
lola: fired transitions : 257475
lola: time used : 10.000000
lola: memory pages used : 4
lola: LAUNCH task # 72 (type EXCL) for 69 RERS17pb113-PT-3-LTLFireability-15
lola: time limit : 431 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 1/431 1/32 RERS17pb113-PT-3-LTLFireability-15 --

Time elapsed: 579 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 6/431 1/32 RERS17pb113-PT-3-LTLFireability-15 250 m, 50 m/sec, 249 t fired, .

Time elapsed: 584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 11/431 1/32 RERS17pb113-PT-3-LTLFireability-15 627 m, 75 m/sec, 626 t fired, .

Time elapsed: 589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 16/431 1/32 RERS17pb113-PT-3-LTLFireability-15 937 m, 62 m/sec, 936 t fired, .

Time elapsed: 594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 21/431 1/32 RERS17pb113-PT-3-LTLFireability-15 1228 m, 58 m/sec, 1227 t fired, .

Time elapsed: 599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 26/431 1/32 RERS17pb113-PT-3-LTLFireability-15 1549 m, 64 m/sec, 1548 t fired, .

Time elapsed: 604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 31/431 1/32 RERS17pb113-PT-3-LTLFireability-15 1813 m, 52 m/sec, 1812 t fired, .

Time elapsed: 609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 36/431 1/32 RERS17pb113-PT-3-LTLFireability-15 2059 m, 49 m/sec, 2058 t fired, .

Time elapsed: 614 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 41/431 1/32 RERS17pb113-PT-3-LTLFireability-15 2401 m, 68 m/sec, 2400 t fired, .

Time elapsed: 619 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 46/431 1/32 RERS17pb113-PT-3-LTLFireability-15 2733 m, 66 m/sec, 2732 t fired, .

Time elapsed: 624 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 51/431 1/32 RERS17pb113-PT-3-LTLFireability-15 3119 m, 77 m/sec, 3118 t fired, .

Time elapsed: 629 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 56/431 1/32 RERS17pb113-PT-3-LTLFireability-15 3485 m, 73 m/sec, 3484 t fired, .

Time elapsed: 634 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 61/431 1/32 RERS17pb113-PT-3-LTLFireability-15 3885 m, 80 m/sec, 3884 t fired, .

Time elapsed: 639 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 66/431 1/32 RERS17pb113-PT-3-LTLFireability-15 4272 m, 77 m/sec, 4271 t fired, .

Time elapsed: 644 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 71/431 1/32 RERS17pb113-PT-3-LTLFireability-15 4657 m, 77 m/sec, 4656 t fired, .

Time elapsed: 649 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 76/431 1/32 RERS17pb113-PT-3-LTLFireability-15 5051 m, 78 m/sec, 5050 t fired, .

Time elapsed: 654 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 81/431 1/32 RERS17pb113-PT-3-LTLFireability-15 5450 m, 79 m/sec, 5449 t fired, .

Time elapsed: 659 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 86/431 1/32 RERS17pb113-PT-3-LTLFireability-15 5836 m, 77 m/sec, 5835 t fired, .

Time elapsed: 664 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 91/431 1/32 RERS17pb113-PT-3-LTLFireability-15 6154 m, 63 m/sec, 6153 t fired, .

Time elapsed: 669 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 96/431 1/32 RERS17pb113-PT-3-LTLFireability-15 6551 m, 79 m/sec, 6550 t fired, .

Time elapsed: 674 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 101/431 1/32 RERS17pb113-PT-3-LTLFireability-15 6955 m, 80 m/sec, 6954 t fired, .

Time elapsed: 679 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 106/431 1/32 RERS17pb113-PT-3-LTLFireability-15 7354 m, 79 m/sec, 7353 t fired, .

Time elapsed: 684 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 111/431 1/32 RERS17pb113-PT-3-LTLFireability-15 7749 m, 79 m/sec, 7748 t fired, .

Time elapsed: 689 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 116/431 1/32 RERS17pb113-PT-3-LTLFireability-15 8104 m, 71 m/sec, 8103 t fired, .

Time elapsed: 694 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 121/431 1/32 RERS17pb113-PT-3-LTLFireability-15 8506 m, 80 m/sec, 8505 t fired, .

Time elapsed: 699 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 126/431 1/32 RERS17pb113-PT-3-LTLFireability-15 8902 m, 79 m/sec, 8901 t fired, .

Time elapsed: 704 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 131/431 1/32 RERS17pb113-PT-3-LTLFireability-15 9313 m, 82 m/sec, 9312 t fired, .

Time elapsed: 709 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 136/431 1/32 RERS17pb113-PT-3-LTLFireability-15 9709 m, 79 m/sec, 9708 t fired, .

Time elapsed: 714 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 141/431 1/32 RERS17pb113-PT-3-LTLFireability-15 10107 m, 79 m/sec, 10106 t fired, .

Time elapsed: 719 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 146/431 1/32 RERS17pb113-PT-3-LTLFireability-15 10508 m, 80 m/sec, 10507 t fired, .

Time elapsed: 724 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 151/431 1/32 RERS17pb113-PT-3-LTLFireability-15 10686 m, 35 m/sec, 10685 t fired, .

Time elapsed: 729 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 156/431 1/32 RERS17pb113-PT-3-LTLFireability-15 11093 m, 81 m/sec, 11092 t fired, .

Time elapsed: 734 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 161/431 1/32 RERS17pb113-PT-3-LTLFireability-15 11472 m, 75 m/sec, 11471 t fired, .

Time elapsed: 739 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 166/431 1/32 RERS17pb113-PT-3-LTLFireability-15 11855 m, 76 m/sec, 11854 t fired, .

Time elapsed: 744 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 171/431 1/32 RERS17pb113-PT-3-LTLFireability-15 12232 m, 75 m/sec, 12231 t fired, .

Time elapsed: 749 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 176/431 1/32 RERS17pb113-PT-3-LTLFireability-15 12575 m, 68 m/sec, 12574 t fired, .

Time elapsed: 754 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 181/431 1/32 RERS17pb113-PT-3-LTLFireability-15 12974 m, 79 m/sec, 12973 t fired, .

Time elapsed: 759 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 186/431 1/32 RERS17pb113-PT-3-LTLFireability-15 13313 m, 67 m/sec, 13312 t fired, .

Time elapsed: 764 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 191/431 1/32 RERS17pb113-PT-3-LTLFireability-15 13664 m, 70 m/sec, 13663 t fired, .

Time elapsed: 769 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 196/431 1/32 RERS17pb113-PT-3-LTLFireability-15 14041 m, 75 m/sec, 14040 t fired, .

Time elapsed: 774 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 201/431 1/32 RERS17pb113-PT-3-LTLFireability-15 14414 m, 74 m/sec, 14413 t fired, .

Time elapsed: 779 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 206/431 1/32 RERS17pb113-PT-3-LTLFireability-15 14798 m, 76 m/sec, 14797 t fired, .

Time elapsed: 784 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 211/431 1/32 RERS17pb113-PT-3-LTLFireability-15 15179 m, 76 m/sec, 15178 t fired, .

Time elapsed: 789 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 216/431 1/32 RERS17pb113-PT-3-LTLFireability-15 15557 m, 75 m/sec, 15556 t fired, .

Time elapsed: 794 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 221/431 1/32 RERS17pb113-PT-3-LTLFireability-15 15933 m, 75 m/sec, 15932 t fired, .

Time elapsed: 799 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 226/431 1/32 RERS17pb113-PT-3-LTLFireability-15 16310 m, 75 m/sec, 16309 t fired, .

Time elapsed: 804 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 231/431 1/32 RERS17pb113-PT-3-LTLFireability-15 16684 m, 74 m/sec, 16683 t fired, .

Time elapsed: 809 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 236/431 1/32 RERS17pb113-PT-3-LTLFireability-15 17072 m, 77 m/sec, 17071 t fired, .

Time elapsed: 814 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 241/431 1/32 RERS17pb113-PT-3-LTLFireability-15 17462 m, 78 m/sec, 17461 t fired, .

Time elapsed: 819 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 246/431 1/32 RERS17pb113-PT-3-LTLFireability-15 17838 m, 75 m/sec, 17837 t fired, .

Time elapsed: 824 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 251/431 1/32 RERS17pb113-PT-3-LTLFireability-15 18211 m, 74 m/sec, 18210 t fired, .

Time elapsed: 829 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 256/431 1/32 RERS17pb113-PT-3-LTLFireability-15 18595 m, 76 m/sec, 18594 t fired, .

Time elapsed: 834 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 261/431 1/32 RERS17pb113-PT-3-LTLFireability-15 18936 m, 68 m/sec, 18935 t fired, .

Time elapsed: 839 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 266/431 1/32 RERS17pb113-PT-3-LTLFireability-15 19316 m, 76 m/sec, 19315 t fired, .

Time elapsed: 844 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 271/431 1/32 RERS17pb113-PT-3-LTLFireability-15 19701 m, 77 m/sec, 19700 t fired, .

Time elapsed: 849 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 276/431 1/32 RERS17pb113-PT-3-LTLFireability-15 20086 m, 77 m/sec, 20085 t fired, .

Time elapsed: 854 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 281/431 1/32 RERS17pb113-PT-3-LTLFireability-15 20467 m, 76 m/sec, 20466 t fired, .

Time elapsed: 859 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 286/431 1/32 RERS17pb113-PT-3-LTLFireability-15 20871 m, 80 m/sec, 20870 t fired, .

Time elapsed: 864 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 291/431 1/32 RERS17pb113-PT-3-LTLFireability-15 21282 m, 82 m/sec, 21281 t fired, .

Time elapsed: 869 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 296/431 1/32 RERS17pb113-PT-3-LTLFireability-15 21683 m, 80 m/sec, 21682 t fired, .

Time elapsed: 874 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 301/431 1/32 RERS17pb113-PT-3-LTLFireability-15 22071 m, 77 m/sec, 22070 t fired, .

Time elapsed: 879 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 306/431 1/32 RERS17pb113-PT-3-LTLFireability-15 22470 m, 79 m/sec, 22469 t fired, .

Time elapsed: 884 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 311/431 1/32 RERS17pb113-PT-3-LTLFireability-15 22876 m, 81 m/sec, 22875 t fired, .

Time elapsed: 889 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 316/431 1/32 RERS17pb113-PT-3-LTLFireability-15 23263 m, 77 m/sec, 23262 t fired, .

Time elapsed: 894 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 321/431 1/32 RERS17pb113-PT-3-LTLFireability-15 23648 m, 77 m/sec, 23647 t fired, .

Time elapsed: 899 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 326/431 1/32 RERS17pb113-PT-3-LTLFireability-15 24042 m, 78 m/sec, 24041 t fired, .

Time elapsed: 904 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 331/431 1/32 RERS17pb113-PT-3-LTLFireability-15 24416 m, 74 m/sec, 24415 t fired, .

Time elapsed: 909 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 336/431 1/32 RERS17pb113-PT-3-LTLFireability-15 24765 m, 69 m/sec, 24764 t fired, .

Time elapsed: 914 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 341/431 1/32 RERS17pb113-PT-3-LTLFireability-15 25154 m, 77 m/sec, 25153 t fired, .

Time elapsed: 919 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 346/431 1/32 RERS17pb113-PT-3-LTLFireability-15 25586 m, 86 m/sec, 25585 t fired, .

Time elapsed: 924 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 351/431 1/32 RERS17pb113-PT-3-LTLFireability-15 25875 m, 57 m/sec, 25874 t fired, .

Time elapsed: 929 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 356/431 1/32 RERS17pb113-PT-3-LTLFireability-15 26302 m, 85 m/sec, 26301 t fired, .

Time elapsed: 934 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 361/431 1/32 RERS17pb113-PT-3-LTLFireability-15 26723 m, 84 m/sec, 26722 t fired, .

Time elapsed: 939 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 366/431 1/32 RERS17pb113-PT-3-LTLFireability-15 27155 m, 86 m/sec, 27154 t fired, .

Time elapsed: 944 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 371/431 1/32 RERS17pb113-PT-3-LTLFireability-15 27601 m, 89 m/sec, 27600 t fired, .

Time elapsed: 949 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 376/431 1/32 RERS17pb113-PT-3-LTLFireability-15 28047 m, 89 m/sec, 28046 t fired, .

Time elapsed: 954 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 381/431 1/32 RERS17pb113-PT-3-LTLFireability-15 28475 m, 85 m/sec, 28474 t fired, .

Time elapsed: 959 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 386/431 1/32 RERS17pb113-PT-3-LTLFireability-15 28903 m, 85 m/sec, 28902 t fired, .

Time elapsed: 964 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 391/431 1/32 RERS17pb113-PT-3-LTLFireability-15 29330 m, 85 m/sec, 29329 t fired, .

Time elapsed: 969 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 396/431 1/32 RERS17pb113-PT-3-LTLFireability-15 29714 m, 76 m/sec, 29713 t fired, .

Time elapsed: 974 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 401/431 1/32 RERS17pb113-PT-3-LTLFireability-15 30149 m, 87 m/sec, 30148 t fired, .

Time elapsed: 979 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 406/431 1/32 RERS17pb113-PT-3-LTLFireability-15 30550 m, 80 m/sec, 30549 t fired, .

Time elapsed: 984 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 411/431 1/32 RERS17pb113-PT-3-LTLFireability-15 30992 m, 88 m/sec, 30991 t fired, .

Time elapsed: 989 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 416/431 1/32 RERS17pb113-PT-3-LTLFireability-15 31452 m, 92 m/sec, 31451 t fired, .

Time elapsed: 994 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 421/431 1/32 RERS17pb113-PT-3-LTLFireability-15 31911 m, 91 m/sec, 31910 t fired, .

Time elapsed: 999 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 426/431 1/32 RERS17pb113-PT-3-LTLFireability-15 32382 m, 94 m/sec, 32381 t fired, .

Time elapsed: 1004 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 431/431 1/32 RERS17pb113-PT-3-LTLFireability-15 32838 m, 91 m/sec, 32837 t fired, .

Time elapsed: 1009 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 72 (type EXCL) for RERS17pb113-PT-3-LTLFireability-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 1 1 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1014 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 47 RERS17pb113-PT-3-LTLFireability-13
lola: time limit : 431 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 72 (type EXCL) for 69 RERS17pb113-PT-3-LTLFireability-15
lola: time limit : 2586 sec
lola: memory limit: 5 pages
lola: FINISHED task # 52 (type EXCL) for RERS17pb113-PT-3-LTLFireability-13
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 5/431 1/5 RERS17pb113-PT-3-LTLFireability-15 320 m, -6503 m/sec, 319 t fired, .

Time elapsed: 1019 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 10/431 1/5 RERS17pb113-PT-3-LTLFireability-15 688 m, 73 m/sec, 687 t fired, .

Time elapsed: 1024 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 15/431 1/5 RERS17pb113-PT-3-LTLFireability-15 1021 m, 66 m/sec, 1020 t fired, .

Time elapsed: 1029 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 20/431 1/5 RERS17pb113-PT-3-LTLFireability-15 1407 m, 77 m/sec, 1406 t fired, .

Time elapsed: 1034 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 25/431 1/5 RERS17pb113-PT-3-LTLFireability-15 1720 m, 62 m/sec, 1719 t fired, .

Time elapsed: 1039 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 30/431 1/5 RERS17pb113-PT-3-LTLFireability-15 2010 m, 58 m/sec, 2009 t fired, .

Time elapsed: 1044 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 35/431 1/5 RERS17pb113-PT-3-LTLFireability-15 2338 m, 65 m/sec, 2337 t fired, .

Time elapsed: 1049 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 40/431 1/5 RERS17pb113-PT-3-LTLFireability-15 2712 m, 74 m/sec, 2711 t fired, .

Time elapsed: 1054 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 45/431 1/5 RERS17pb113-PT-3-LTLFireability-15 3147 m, 87 m/sec, 3146 t fired, .

Time elapsed: 1059 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 50/431 1/5 RERS17pb113-PT-3-LTLFireability-15 3568 m, 84 m/sec, 3567 t fired, .

Time elapsed: 1064 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 55/431 1/5 RERS17pb113-PT-3-LTLFireability-15 4011 m, 88 m/sec, 4010 t fired, .

Time elapsed: 1069 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 60/431 1/5 RERS17pb113-PT-3-LTLFireability-15 4445 m, 86 m/sec, 4444 t fired, .

Time elapsed: 1074 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 65/431 1/5 RERS17pb113-PT-3-LTLFireability-15 4870 m, 85 m/sec, 4869 t fired, .

Time elapsed: 1079 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 70/431 1/5 RERS17pb113-PT-3-LTLFireability-15 5310 m, 88 m/sec, 5309 t fired, .

Time elapsed: 1084 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 75/431 1/5 RERS17pb113-PT-3-LTLFireability-15 5740 m, 86 m/sec, 5739 t fired, .

Time elapsed: 1089 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 80/431 1/5 RERS17pb113-PT-3-LTLFireability-15 6106 m, 73 m/sec, 6105 t fired, .

Time elapsed: 1094 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 85/431 1/5 RERS17pb113-PT-3-LTLFireability-15 6550 m, 88 m/sec, 6549 t fired, .

Time elapsed: 1099 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 90/431 1/5 RERS17pb113-PT-3-LTLFireability-15 7012 m, 92 m/sec, 7011 t fired, .

Time elapsed: 1104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 95/431 1/5 RERS17pb113-PT-3-LTLFireability-15 7469 m, 91 m/sec, 7468 t fired, .

Time elapsed: 1109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 100/431 1/5 RERS17pb113-PT-3-LTLFireability-15 7887 m, 83 m/sec, 7886 t fired, .

Time elapsed: 1114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 105/431 1/5 RERS17pb113-PT-3-LTLFireability-15 8342 m, 91 m/sec, 8341 t fired, .

Time elapsed: 1119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 110/431 1/5 RERS17pb113-PT-3-LTLFireability-15 8797 m, 91 m/sec, 8796 t fired, .

Time elapsed: 1124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 115/431 1/5 RERS17pb113-PT-3-LTLFireability-15 9258 m, 92 m/sec, 9257 t fired, .

Time elapsed: 1129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 120/431 1/5 RERS17pb113-PT-3-LTLFireability-15 9707 m, 89 m/sec, 9706 t fired, .

Time elapsed: 1134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 125/431 1/5 RERS17pb113-PT-3-LTLFireability-15 10154 m, 89 m/sec, 10153 t fired, .

Time elapsed: 1139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 130/431 1/5 RERS17pb113-PT-3-LTLFireability-15 10599 m, 89 m/sec, 10598 t fired, .

Time elapsed: 1144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 135/431 1/5 RERS17pb113-PT-3-LTLFireability-15 11017 m, 83 m/sec, 11016 t fired, .

Time elapsed: 1149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 140/431 1/5 RERS17pb113-PT-3-LTLFireability-15 11466 m, 89 m/sec, 11465 t fired, .

Time elapsed: 1154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 145/431 1/5 RERS17pb113-PT-3-LTLFireability-15 11920 m, 90 m/sec, 11919 t fired, .

Time elapsed: 1159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 150/431 1/5 RERS17pb113-PT-3-LTLFireability-15 12348 m, 85 m/sec, 12347 t fired, .

Time elapsed: 1164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 155/431 1/5 RERS17pb113-PT-3-LTLFireability-15 12801 m, 90 m/sec, 12800 t fired, .

Time elapsed: 1169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 160/431 1/5 RERS17pb113-PT-3-LTLFireability-15 13231 m, 86 m/sec, 13230 t fired, .

Time elapsed: 1174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 165/431 1/5 RERS17pb113-PT-3-LTLFireability-15 13661 m, 86 m/sec, 13660 t fired, .

Time elapsed: 1179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 170/431 1/5 RERS17pb113-PT-3-LTLFireability-15 14126 m, 93 m/sec, 14125 t fired, .

Time elapsed: 1184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 175/431 1/5 RERS17pb113-PT-3-LTLFireability-15 14578 m, 90 m/sec, 14577 t fired, .

Time elapsed: 1189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 180/431 1/5 RERS17pb113-PT-3-LTLFireability-15 15037 m, 91 m/sec, 15036 t fired, .

Time elapsed: 1194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 185/431 1/5 RERS17pb113-PT-3-LTLFireability-15 15492 m, 91 m/sec, 15491 t fired, .

Time elapsed: 1199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 190/431 1/5 RERS17pb113-PT-3-LTLFireability-15 15945 m, 90 m/sec, 15944 t fired, .

Time elapsed: 1204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 195/431 1/5 RERS17pb113-PT-3-LTLFireability-15 16395 m, 90 m/sec, 16394 t fired, .

Time elapsed: 1209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 200/431 1/5 RERS17pb113-PT-3-LTLFireability-15 16841 m, 89 m/sec, 16840 t fired, .

Time elapsed: 1214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 205/431 1/5 RERS17pb113-PT-3-LTLFireability-15 17295 m, 90 m/sec, 17294 t fired, .

Time elapsed: 1219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 210/431 1/5 RERS17pb113-PT-3-LTLFireability-15 17747 m, 90 m/sec, 17746 t fired, .

Time elapsed: 1224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 215/431 1/5 RERS17pb113-PT-3-LTLFireability-15 18178 m, 86 m/sec, 18177 t fired, .

Time elapsed: 1229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 220/431 1/5 RERS17pb113-PT-3-LTLFireability-15 18629 m, 90 m/sec, 18628 t fired, .

Time elapsed: 1234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 225/431 1/5 RERS17pb113-PT-3-LTLFireability-15 19036 m, 81 m/sec, 19035 t fired, .

Time elapsed: 1239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 230/431 1/5 RERS17pb113-PT-3-LTLFireability-15 19490 m, 90 m/sec, 19489 t fired, .

Time elapsed: 1244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 235/431 1/5 RERS17pb113-PT-3-LTLFireability-15 19947 m, 91 m/sec, 19946 t fired, .

Time elapsed: 1249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 240/431 1/5 RERS17pb113-PT-3-LTLFireability-15 20400 m, 90 m/sec, 20399 t fired, .

Time elapsed: 1254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 245/431 1/5 RERS17pb113-PT-3-LTLFireability-15 20850 m, 90 m/sec, 20849 t fired, .

Time elapsed: 1259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 250/431 1/5 RERS17pb113-PT-3-LTLFireability-15 21300 m, 90 m/sec, 21299 t fired, .

Time elapsed: 1264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 255/431 1/5 RERS17pb113-PT-3-LTLFireability-15 21749 m, 89 m/sec, 21748 t fired, .

Time elapsed: 1269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 260/431 1/5 RERS17pb113-PT-3-LTLFireability-15 22184 m, 87 m/sec, 22183 t fired, .

Time elapsed: 1274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 265/431 1/5 RERS17pb113-PT-3-LTLFireability-15 22636 m, 90 m/sec, 22635 t fired, .

Time elapsed: 1279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 270/431 1/5 RERS17pb113-PT-3-LTLFireability-15 23080 m, 88 m/sec, 23079 t fired, .

Time elapsed: 1284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 275/431 1/5 RERS17pb113-PT-3-LTLFireability-15 23522 m, 88 m/sec, 23521 t fired, .

Time elapsed: 1289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 280/431 1/5 RERS17pb113-PT-3-LTLFireability-15 23961 m, 87 m/sec, 23960 t fired, .

Time elapsed: 1294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 285/431 1/5 RERS17pb113-PT-3-LTLFireability-15 24394 m, 86 m/sec, 24393 t fired, .

Time elapsed: 1299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 290/431 1/5 RERS17pb113-PT-3-LTLFireability-15 24773 m, 75 m/sec, 24772 t fired, .

Time elapsed: 1304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 295/431 1/5 RERS17pb113-PT-3-LTLFireability-15 25218 m, 89 m/sec, 25217 t fired, .

Time elapsed: 1309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 300/431 1/5 RERS17pb113-PT-3-LTLFireability-15 25645 m, 85 m/sec, 25644 t fired, .

Time elapsed: 1314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 305/431 1/5 RERS17pb113-PT-3-LTLFireability-15 26090 m, 89 m/sec, 26089 t fired, .

Time elapsed: 1319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 310/431 1/5 RERS17pb113-PT-3-LTLFireability-15 26527 m, 87 m/sec, 26526 t fired, .

Time elapsed: 1324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 315/431 1/5 RERS17pb113-PT-3-LTLFireability-15 26964 m, 87 m/sec, 26963 t fired, .

Time elapsed: 1329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 320/431 1/5 RERS17pb113-PT-3-LTLFireability-15 27413 m, 89 m/sec, 27412 t fired, .

Time elapsed: 1334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 325/431 1/5 RERS17pb113-PT-3-LTLFireability-15 27842 m, 85 m/sec, 27841 t fired, .

Time elapsed: 1339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 330/431 1/5 RERS17pb113-PT-3-LTLFireability-15 28280 m, 87 m/sec, 28279 t fired, .

Time elapsed: 1344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 335/431 1/5 RERS17pb113-PT-3-LTLFireability-15 28710 m, 86 m/sec, 28709 t fired, .

Time elapsed: 1349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 340/431 1/5 RERS17pb113-PT-3-LTLFireability-15 29142 m, 86 m/sec, 29141 t fired, .

Time elapsed: 1354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 345/431 1/5 RERS17pb113-PT-3-LTLFireability-15 29550 m, 81 m/sec, 29549 t fired, .

Time elapsed: 1359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 350/431 1/5 RERS17pb113-PT-3-LTLFireability-15 29994 m, 88 m/sec, 29993 t fired, .

Time elapsed: 1364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 355/431 1/5 RERS17pb113-PT-3-LTLFireability-15 30403 m, 81 m/sec, 30402 t fired, .

Time elapsed: 1369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 360/431 1/5 RERS17pb113-PT-3-LTLFireability-15 30850 m, 89 m/sec, 30849 t fired, .

Time elapsed: 1374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 365/431 1/5 RERS17pb113-PT-3-LTLFireability-15 31296 m, 89 m/sec, 31295 t fired, .

Time elapsed: 1379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 370/431 1/5 RERS17pb113-PT-3-LTLFireability-15 31733 m, 87 m/sec, 31732 t fired, .

Time elapsed: 1384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 375/431 1/5 RERS17pb113-PT-3-LTLFireability-15 32181 m, 89 m/sec, 32180 t fired, .

Time elapsed: 1389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 380/431 1/5 RERS17pb113-PT-3-LTLFireability-15 32625 m, 88 m/sec, 32624 t fired, .

Time elapsed: 1394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 385/431 1/5 RERS17pb113-PT-3-LTLFireability-15 33066 m, 88 m/sec, 33065 t fired, .

Time elapsed: 1399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 390/431 1/5 RERS17pb113-PT-3-LTLFireability-15 33514 m, 89 m/sec, 33513 t fired, .

Time elapsed: 1404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 395/431 1/5 RERS17pb113-PT-3-LTLFireability-15 33958 m, 88 m/sec, 33957 t fired, .

Time elapsed: 1409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 400/431 1/5 RERS17pb113-PT-3-LTLFireability-15 34401 m, 88 m/sec, 34400 t fired, .

Time elapsed: 1414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 405/431 1/5 RERS17pb113-PT-3-LTLFireability-15 34843 m, 88 m/sec, 34842 t fired, .

Time elapsed: 1419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 410/431 1/5 RERS17pb113-PT-3-LTLFireability-15 35284 m, 88 m/sec, 35283 t fired, .

Time elapsed: 1424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 415/431 1/5 RERS17pb113-PT-3-LTLFireability-15 35721 m, 87 m/sec, 35720 t fired, .

Time elapsed: 1429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 420/431 1/5 RERS17pb113-PT-3-LTLFireability-15 36154 m, 86 m/sec, 36153 t fired, .

Time elapsed: 1434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 425/431 1/5 RERS17pb113-PT-3-LTLFireability-15 36581 m, 85 m/sec, 36580 t fired, .

Time elapsed: 1439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EG EXCL 430/431 1/5 RERS17pb113-PT-3-LTLFireability-15 37011 m, 86 m/sec, 37010 t fired, .

Time elapsed: 1444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 72 (type EXCL) for RERS17pb113-PT-3-LTLFireability-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 0 0 1 1 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-3-LTLFireability-03
lola: time limit : 430 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 72 (type EXCL) for 69 RERS17pb113-PT-3-LTLFireability-15
lola: time limit : 2151 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/430 1/32 RERS17pb113-PT-3-LTLFireability-03 251 m, 50 m/sec, 250 t fired, .
72 EG EXCL 5/2151 0/5 RERS17pb113-PT-3-LTLFireability-15 --

Time elapsed: 1454 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/430 1/32 RERS17pb113-PT-3-LTLFireability-03 535 m, 56 m/sec, 534 t fired, .
72 EG EXCL 10/358 1/5 RERS17pb113-PT-3-LTLFireability-15 --

Time elapsed: 1459 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/430 1/32 RERS17pb113-PT-3-LTLFireability-03 876 m, 68 m/sec, 875 t fired, .
72 EG EXCL 15/358 1/5 RERS17pb113-PT-3-LTLFireability-15 121 m, -7378 m/sec, 120 t fired, .

Time elapsed: 1464 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/430 1/32 RERS17pb113-PT-3-LTLFireability-03 1258 m, 76 m/sec, 1257 t fired, .
72 EG EXCL 20/358 1/5 RERS17pb113-PT-3-LTLFireability-15 381 m, 52 m/sec, 380 t fired, .

Time elapsed: 1469 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/430 1/32 RERS17pb113-PT-3-LTLFireability-03 1651 m, 78 m/sec, 1650 t fired, .
72 EG EXCL 25/358 1/5 RERS17pb113-PT-3-LTLFireability-15 704 m, 64 m/sec, 703 t fired, .

Time elapsed: 1474 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/430 1/32 RERS17pb113-PT-3-LTLFireability-03 2029 m, 75 m/sec, 2028 t fired, .
72 EG EXCL 30/358 1/5 RERS17pb113-PT-3-LTLFireability-15 1013 m, 61 m/sec, 1012 t fired, .

Time elapsed: 1479 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/430 1/32 RERS17pb113-PT-3-LTLFireability-03 2407 m, 75 m/sec, 2406 t fired, .
72 EG EXCL 35/358 1/5 RERS17pb113-PT-3-LTLFireability-15 1364 m, 70 m/sec, 1363 t fired, .

Time elapsed: 1484 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/430 1/32 RERS17pb113-PT-3-LTLFireability-03 2732 m, 65 m/sec, 2731 t fired, .
72 EG EXCL 40/358 1/5 RERS17pb113-PT-3-LTLFireability-15 1662 m, 59 m/sec, 1661 t fired, .

Time elapsed: 1489 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/430 1/32 RERS17pb113-PT-3-LTLFireability-03 3067 m, 67 m/sec, 3066 t fired, .
72 EG EXCL 45/358 1/5 RERS17pb113-PT-3-LTLFireability-15 1897 m, 47 m/sec, 1896 t fired, .

Time elapsed: 1494 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 50/430 1/32 RERS17pb113-PT-3-LTLFireability-03 3466 m, 79 m/sec, 3465 t fired, .
72 EG EXCL 50/358 1/5 RERS17pb113-PT-3-LTLFireability-15 2154 m, 51 m/sec, 2153 t fired, .

Time elapsed: 1499 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 55/430 1/32 RERS17pb113-PT-3-LTLFireability-03 3834 m, 73 m/sec, 3833 t fired, .
72 EG EXCL 55/358 1/5 RERS17pb113-PT-3-LTLFireability-15 2491 m, 67 m/sec, 2490 t fired, .

Time elapsed: 1504 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
RERS17pb113-PT-3-LTLFireability-15: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 60/430 1/32 RERS17pb113-PT-3-LTLFireability-03 3936 m, 20 m/sec, 3935 t fired, .
72 EG EXCL 60/358 1/5 RERS17pb113-PT-3-LTLFireability-15 2809 m, 63 m/sec, 2808 t fired, .

Time elapsed: 1509 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 72 (type EXCL) for RERS17pb113-PT-3-LTLFireability-15
lola: result : true
lola: markings : 2822
lola: fired transitions : 2821
lola: time used : 60.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 65/430 1/32 RERS17pb113-PT-3-LTLFireability-03 4268 m, 66 m/sec, 4267 t fired, .

Time elapsed: 1514 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 70/430 1/32 RERS17pb113-PT-3-LTLFireability-03 4646 m, 75 m/sec, 4645 t fired, .

Time elapsed: 1519 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 75/430 1/32 RERS17pb113-PT-3-LTLFireability-03 5044 m, 79 m/sec, 5043 t fired, .

Time elapsed: 1524 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 80/430 1/32 RERS17pb113-PT-3-LTLFireability-03 5380 m, 67 m/sec, 5379 t fired, .

Time elapsed: 1529 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 85/430 1/32 RERS17pb113-PT-3-LTLFireability-03 5766 m, 77 m/sec, 5765 t fired, .

Time elapsed: 1534 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 90/430 1/32 RERS17pb113-PT-3-LTLFireability-03 6129 m, 72 m/sec, 6128 t fired, .

Time elapsed: 1539 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 95/430 1/32 RERS17pb113-PT-3-LTLFireability-03 6437 m, 61 m/sec, 6436 t fired, .

Time elapsed: 1544 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 100/430 1/32 RERS17pb113-PT-3-LTLFireability-03 6771 m, 66 m/sec, 6770 t fired, .

Time elapsed: 1549 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 105/430 1/32 RERS17pb113-PT-3-LTLFireability-03 7096 m, 65 m/sec, 7095 t fired, .

Time elapsed: 1554 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 110/430 1/32 RERS17pb113-PT-3-LTLFireability-03 7404 m, 61 m/sec, 7403 t fired, .

Time elapsed: 1559 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 115/430 1/32 RERS17pb113-PT-3-LTLFireability-03 7782 m, 75 m/sec, 7781 t fired, .

Time elapsed: 1564 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 120/430 1/32 RERS17pb113-PT-3-LTLFireability-03 8176 m, 78 m/sec, 8175 t fired, .

Time elapsed: 1569 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 125/430 1/32 RERS17pb113-PT-3-LTLFireability-03 8550 m, 74 m/sec, 8549 t fired, .

Time elapsed: 1574 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 130/430 1/32 RERS17pb113-PT-3-LTLFireability-03 8946 m, 79 m/sec, 8945 t fired, .

Time elapsed: 1579 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 135/430 1/32 RERS17pb113-PT-3-LTLFireability-03 9297 m, 70 m/sec, 9296 t fired, .

Time elapsed: 1584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 140/430 1/32 RERS17pb113-PT-3-LTLFireability-03 9683 m, 77 m/sec, 9682 t fired, .

Time elapsed: 1589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 145/430 1/32 RERS17pb113-PT-3-LTLFireability-03 10076 m, 78 m/sec, 10075 t fired, .

Time elapsed: 1594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 150/430 1/32 RERS17pb113-PT-3-LTLFireability-03 10465 m, 77 m/sec, 10464 t fired, .

Time elapsed: 1599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 155/430 1/32 RERS17pb113-PT-3-LTLFireability-03 10803 m, 67 m/sec, 10802 t fired, .

Time elapsed: 1604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 160/430 1/32 RERS17pb113-PT-3-LTLFireability-03 11182 m, 75 m/sec, 11181 t fired, .

Time elapsed: 1609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 165/430 1/32 RERS17pb113-PT-3-LTLFireability-03 11561 m, 75 m/sec, 11560 t fired, .

Time elapsed: 1614 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 170/430 1/32 RERS17pb113-PT-3-LTLFireability-03 11935 m, 74 m/sec, 11934 t fired, .

Time elapsed: 1619 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 175/430 1/32 RERS17pb113-PT-3-LTLFireability-03 12335 m, 80 m/sec, 12334 t fired, .

Time elapsed: 1624 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 180/430 1/32 RERS17pb113-PT-3-LTLFireability-03 12704 m, 73 m/sec, 12703 t fired, .

Time elapsed: 1629 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 185/430 1/32 RERS17pb113-PT-3-LTLFireability-03 13007 m, 60 m/sec, 13006 t fired, .

Time elapsed: 1634 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 190/430 1/32 RERS17pb113-PT-3-LTLFireability-03 13342 m, 67 m/sec, 13341 t fired, .

Time elapsed: 1639 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 195/430 1/32 RERS17pb113-PT-3-LTLFireability-03 13727 m, 77 m/sec, 13726 t fired, .

Time elapsed: 1644 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 211/430 1/32 RERS17pb113-PT-3-LTLFireability-03 14317 m, 118 m/sec, 14316 t fired, .

Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 216/430 1/32 RERS17pb113-PT-3-LTLFireability-03 14713 m, 79 m/sec, 14712 t fired, .

Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 221/430 1/32 RERS17pb113-PT-3-LTLFireability-03 15079 m, 73 m/sec, 15078 t fired, .

Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 226/430 1/32 RERS17pb113-PT-3-LTLFireability-03 15466 m, 77 m/sec, 15465 t fired, .

Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 231/430 1/32 RERS17pb113-PT-3-LTLFireability-03 15860 m, 78 m/sec, 15859 t fired, .

Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 236/430 1/32 RERS17pb113-PT-3-LTLFireability-03 16152 m, 58 m/sec, 16151 t fired, .

Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 241/430 1/32 RERS17pb113-PT-3-LTLFireability-03 16547 m, 79 m/sec, 16546 t fired, .

Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 246/430 1/32 RERS17pb113-PT-3-LTLFireability-03 16945 m, 79 m/sec, 16944 t fired, .

Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 251/430 1/32 RERS17pb113-PT-3-LTLFireability-03 17350 m, 81 m/sec, 17349 t fired, .

Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 256/430 1/32 RERS17pb113-PT-3-LTLFireability-03 17746 m, 79 m/sec, 17745 t fired, .

Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 261/430 1/32 RERS17pb113-PT-3-LTLFireability-03 18152 m, 81 m/sec, 18151 t fired, .

Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 266/430 1/32 RERS17pb113-PT-3-LTLFireability-03 18528 m, 75 m/sec, 18527 t fired, .

Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 271/430 1/32 RERS17pb113-PT-3-LTLFireability-03 18888 m, 72 m/sec, 18887 t fired, .

Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 276/430 1/32 RERS17pb113-PT-3-LTLFireability-03 19301 m, 82 m/sec, 19300 t fired, .

Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 281/430 1/32 RERS17pb113-PT-3-LTLFireability-03 19682 m, 76 m/sec, 19681 t fired, .

Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 286/430 1/32 RERS17pb113-PT-3-LTLFireability-03 20043 m, 72 m/sec, 20042 t fired, .

Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 291/430 1/32 RERS17pb113-PT-3-LTLFireability-03 20430 m, 77 m/sec, 20429 t fired, .

Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 296/430 1/32 RERS17pb113-PT-3-LTLFireability-03 20825 m, 79 m/sec, 20824 t fired, .

Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 301/430 1/32 RERS17pb113-PT-3-LTLFireability-03 21207 m, 76 m/sec, 21206 t fired, .

Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 306/430 1/32 RERS17pb113-PT-3-LTLFireability-03 21602 m, 79 m/sec, 21601 t fired, .

Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 311/430 1/32 RERS17pb113-PT-3-LTLFireability-03 22002 m, 80 m/sec, 22001 t fired, .

Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 316/430 1/32 RERS17pb113-PT-3-LTLFireability-03 22370 m, 73 m/sec, 22369 t fired, .

Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 321/430 1/32 RERS17pb113-PT-3-LTLFireability-03 22735 m, 73 m/sec, 22734 t fired, .

Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 326/430 1/32 RERS17pb113-PT-3-LTLFireability-03 23129 m, 78 m/sec, 23128 t fired, .

Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 331/430 1/32 RERS17pb113-PT-3-LTLFireability-03 23461 m, 66 m/sec, 23460 t fired, .

Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 336/430 1/32 RERS17pb113-PT-3-LTLFireability-03 23848 m, 77 m/sec, 23847 t fired, .

Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 341/430 1/32 RERS17pb113-PT-3-LTLFireability-03 24268 m, 84 m/sec, 24267 t fired, .

Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 346/430 1/32 RERS17pb113-PT-3-LTLFireability-03 24631 m, 72 m/sec, 24630 t fired, .

Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 351/430 1/32 RERS17pb113-PT-3-LTLFireability-03 25007 m, 75 m/sec, 25006 t fired, .

Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 356/430 1/32 RERS17pb113-PT-3-LTLFireability-03 25301 m, 58 m/sec, 25300 t fired, .

Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 361/430 1/32 RERS17pb113-PT-3-LTLFireability-03 25685 m, 76 m/sec, 25684 t fired, .

Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 366/430 1/32 RERS17pb113-PT-3-LTLFireability-03 26090 m, 81 m/sec, 26089 t fired, .

Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 371/430 1/32 RERS17pb113-PT-3-LTLFireability-03 26396 m, 61 m/sec, 26395 t fired, .

Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 376/430 1/32 RERS17pb113-PT-3-LTLFireability-03 26798 m, 80 m/sec, 26797 t fired, .

Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 381/430 1/32 RERS17pb113-PT-3-LTLFireability-03 27171 m, 74 m/sec, 27170 t fired, .

Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 386/430 1/32 RERS17pb113-PT-3-LTLFireability-03 27559 m, 77 m/sec, 27558 t fired, .

Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 391/430 1/32 RERS17pb113-PT-3-LTLFireability-03 27948 m, 77 m/sec, 27947 t fired, .

Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 396/430 1/32 RERS17pb113-PT-3-LTLFireability-03 28335 m, 77 m/sec, 28334 t fired, .

Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 401/430 1/32 RERS17pb113-PT-3-LTLFireability-03 28752 m, 83 m/sec, 28751 t fired, .

Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 406/430 1/32 RERS17pb113-PT-3-LTLFireability-03 29146 m, 78 m/sec, 29145 t fired, .

Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 411/430 1/32 RERS17pb113-PT-3-LTLFireability-03 29486 m, 68 m/sec, 29485 t fired, .

Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 416/430 1/32 RERS17pb113-PT-3-LTLFireability-03 29880 m, 78 m/sec, 29879 t fired, .

Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 421/430 1/32 RERS17pb113-PT-3-LTLFireability-03 30217 m, 67 m/sec, 30216 t fired, .

Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 426/430 1/32 RERS17pb113-PT-3-LTLFireability-03 30594 m, 75 m/sec, 30593 t fired, .

Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for RERS17pb113-PT-3-LTLFireability-03 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 RERS17pb113-PT-3-LTLFireability-01
lola: time limit : 430 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-3-LTLFireability-03
lola: time limit : 1720 sec
lola: memory limit: 5 pages
lola: FINISHED task # 4 (type EXCL) for RERS17pb113-PT-3-LTLFireability-01
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/430 1/5 RERS17pb113-PT-3-LTLFireability-03 348 m, -6049 m/sec, 347 t fired, .

Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/430 1/5 RERS17pb113-PT-3-LTLFireability-03 695 m, 69 m/sec, 694 t fired, .

Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/430 1/5 RERS17pb113-PT-3-LTLFireability-03 1051 m, 71 m/sec, 1050 t fired, .

Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/430 1/5 RERS17pb113-PT-3-LTLFireability-03 1422 m, 74 m/sec, 1421 t fired, .

Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/430 1/5 RERS17pb113-PT-3-LTLFireability-03 1774 m, 70 m/sec, 1773 t fired, .

Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/430 1/5 RERS17pb113-PT-3-LTLFireability-03 2171 m, 79 m/sec, 2170 t fired, .

Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/430 1/5 RERS17pb113-PT-3-LTLFireability-03 2502 m, 66 m/sec, 2501 t fired, .

Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/430 1/5 RERS17pb113-PT-3-LTLFireability-03 2840 m, 67 m/sec, 2839 t fired, .

Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/430 1/5 RERS17pb113-PT-3-LTLFireability-03 3225 m, 77 m/sec, 3224 t fired, .

Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 50/430 1/5 RERS17pb113-PT-3-LTLFireability-03 3603 m, 75 m/sec, 3602 t fired, .

Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 55/430 1/5 RERS17pb113-PT-3-LTLFireability-03 3871 m, 53 m/sec, 3870 t fired, .

Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 60/430 1/5 RERS17pb113-PT-3-LTLFireability-03 4030 m, 31 m/sec, 4029 t fired, .

Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 65/430 1/5 RERS17pb113-PT-3-LTLFireability-03 4408 m, 75 m/sec, 4407 t fired, .

Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 70/430 1/5 RERS17pb113-PT-3-LTLFireability-03 4793 m, 77 m/sec, 4792 t fired, .

Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 75/430 1/5 RERS17pb113-PT-3-LTLFireability-03 5192 m, 79 m/sec, 5191 t fired, .

Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 80/430 1/5 RERS17pb113-PT-3-LTLFireability-03 5497 m, 61 m/sec, 5496 t fired, .

Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 85/430 1/5 RERS17pb113-PT-3-LTLFireability-03 5875 m, 75 m/sec, 5874 t fired, .

Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 90/430 1/5 RERS17pb113-PT-3-LTLFireability-03 6162 m, 57 m/sec, 6161 t fired, .

Time elapsed: 1970 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 95/430 1/5 RERS17pb113-PT-3-LTLFireability-03 6563 m, 80 m/sec, 6562 t fired, .

Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 100/430 1/5 RERS17pb113-PT-3-LTLFireability-03 6933 m, 74 m/sec, 6932 t fired, .

Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 105/430 1/5 RERS17pb113-PT-3-LTLFireability-03 7259 m, 65 m/sec, 7258 t fired, .

Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 110/430 1/5 RERS17pb113-PT-3-LTLFireability-03 7610 m, 70 m/sec, 7609 t fired, .

Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 115/430 1/5 RERS17pb113-PT-3-LTLFireability-03 8012 m, 80 m/sec, 8011 t fired, .

Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 120/430 1/5 RERS17pb113-PT-3-LTLFireability-03 8409 m, 79 m/sec, 8408 t fired, .

Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 125/430 1/5 RERS17pb113-PT-3-LTLFireability-03 8812 m, 80 m/sec, 8811 t fired, .

Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 130/430 1/5 RERS17pb113-PT-3-LTLFireability-03 9172 m, 72 m/sec, 9171 t fired, .

Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 135/430 1/5 RERS17pb113-PT-3-LTLFireability-03 9558 m, 77 m/sec, 9557 t fired, .

Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 140/430 1/5 RERS17pb113-PT-3-LTLFireability-03 9968 m, 82 m/sec, 9967 t fired, .

Time elapsed: 2020 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 145/430 1/5 RERS17pb113-PT-3-LTLFireability-03 10368 m, 80 m/sec, 10367 t fired, .

Time elapsed: 2025 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 150/430 1/5 RERS17pb113-PT-3-LTLFireability-03 10701 m, 66 m/sec, 10700 t fired, .

Time elapsed: 2030 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 155/430 1/5 RERS17pb113-PT-3-LTLFireability-03 11103 m, 80 m/sec, 11102 t fired, .

Time elapsed: 2035 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 160/430 1/5 RERS17pb113-PT-3-LTLFireability-03 11473 m, 74 m/sec, 11472 t fired, .

Time elapsed: 2040 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 165/430 1/5 RERS17pb113-PT-3-LTLFireability-03 11856 m, 76 m/sec, 11855 t fired, .

Time elapsed: 2045 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 170/430 1/5 RERS17pb113-PT-3-LTLFireability-03 12263 m, 81 m/sec, 12262 t fired, .

Time elapsed: 2050 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 175/430 1/5 RERS17pb113-PT-3-LTLFireability-03 12657 m, 78 m/sec, 12656 t fired, .

Time elapsed: 2055 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 180/430 1/5 RERS17pb113-PT-3-LTLFireability-03 12977 m, 64 m/sec, 12976 t fired, .

Time elapsed: 2060 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 185/430 1/5 RERS17pb113-PT-3-LTLFireability-03 13310 m, 66 m/sec, 13309 t fired, .

Time elapsed: 2065 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 190/430 1/5 RERS17pb113-PT-3-LTLFireability-03 13718 m, 81 m/sec, 13717 t fired, .

Time elapsed: 2070 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 195/430 1/5 RERS17pb113-PT-3-LTLFireability-03 14061 m, 68 m/sec, 14060 t fired, .

Time elapsed: 2075 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 200/430 1/5 RERS17pb113-PT-3-LTLFireability-03 14428 m, 73 m/sec, 14427 t fired, .

Time elapsed: 2080 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 205/430 1/5 RERS17pb113-PT-3-LTLFireability-03 14828 m, 80 m/sec, 14827 t fired, .

Time elapsed: 2085 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 210/430 1/5 RERS17pb113-PT-3-LTLFireability-03 15195 m, 73 m/sec, 15194 t fired, .

Time elapsed: 2090 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 215/430 1/5 RERS17pb113-PT-3-LTLFireability-03 15611 m, 83 m/sec, 15610 t fired, .

Time elapsed: 2095 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 220/430 1/5 RERS17pb113-PT-3-LTLFireability-03 16021 m, 82 m/sec, 16020 t fired, .

Time elapsed: 2100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 225/430 1/5 RERS17pb113-PT-3-LTLFireability-03 16333 m, 62 m/sec, 16332 t fired, .

Time elapsed: 2105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 230/430 1/5 RERS17pb113-PT-3-LTLFireability-03 16742 m, 81 m/sec, 16741 t fired, .

Time elapsed: 2110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 235/430 1/5 RERS17pb113-PT-3-LTLFireability-03 17152 m, 82 m/sec, 17151 t fired, .

Time elapsed: 2115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 240/430 1/5 RERS17pb113-PT-3-LTLFireability-03 17573 m, 84 m/sec, 17572 t fired, .

Time elapsed: 2120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 245/430 1/5 RERS17pb113-PT-3-LTLFireability-03 17994 m, 84 m/sec, 17993 t fired, .

Time elapsed: 2125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 250/430 1/5 RERS17pb113-PT-3-LTLFireability-03 18442 m, 89 m/sec, 18441 t fired, .

Time elapsed: 2130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 255/430 1/5 RERS17pb113-PT-3-LTLFireability-03 18768 m, 65 m/sec, 18767 t fired, .

Time elapsed: 2135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 260/430 1/5 RERS17pb113-PT-3-LTLFireability-03 19177 m, 81 m/sec, 19176 t fired, .

Time elapsed: 2140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 265/430 1/5 RERS17pb113-PT-3-LTLFireability-03 19588 m, 82 m/sec, 19587 t fired, .

Time elapsed: 2145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 270/430 1/5 RERS17pb113-PT-3-LTLFireability-03 19994 m, 81 m/sec, 19993 t fired, .

Time elapsed: 2150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 275/430 1/5 RERS17pb113-PT-3-LTLFireability-03 20358 m, 72 m/sec, 20357 t fired, .

Time elapsed: 2155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 280/430 1/5 RERS17pb113-PT-3-LTLFireability-03 20770 m, 82 m/sec, 20769 t fired, .

Time elapsed: 2160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 285/430 1/5 RERS17pb113-PT-3-LTLFireability-03 21167 m, 79 m/sec, 21166 t fired, .

Time elapsed: 2165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 290/430 1/5 RERS17pb113-PT-3-LTLFireability-03 21583 m, 83 m/sec, 21582 t fired, .

Time elapsed: 2170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 295/430 1/5 RERS17pb113-PT-3-LTLFireability-03 22000 m, 83 m/sec, 21999 t fired, .

Time elapsed: 2175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 300/430 1/5 RERS17pb113-PT-3-LTLFireability-03 22385 m, 77 m/sec, 22384 t fired, .

Time elapsed: 2180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 305/430 1/5 RERS17pb113-PT-3-LTLFireability-03 22781 m, 79 m/sec, 22780 t fired, .

Time elapsed: 2185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 310/430 1/5 RERS17pb113-PT-3-LTLFireability-03 23194 m, 82 m/sec, 23193 t fired, .

Time elapsed: 2190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 315/430 1/5 RERS17pb113-PT-3-LTLFireability-03 23540 m, 69 m/sec, 23539 t fired, .

Time elapsed: 2195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 320/430 1/5 RERS17pb113-PT-3-LTLFireability-03 23961 m, 84 m/sec, 23960 t fired, .

Time elapsed: 2200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 325/430 1/5 RERS17pb113-PT-3-LTLFireability-03 24375 m, 82 m/sec, 24374 t fired, .

Time elapsed: 2205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 330/430 1/5 RERS17pb113-PT-3-LTLFireability-03 24785 m, 82 m/sec, 24784 t fired, .

Time elapsed: 2210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 335/430 1/5 RERS17pb113-PT-3-LTLFireability-03 25119 m, 66 m/sec, 25118 t fired, .

Time elapsed: 2215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 340/430 1/5 RERS17pb113-PT-3-LTLFireability-03 25501 m, 76 m/sec, 25500 t fired, .

Time elapsed: 2220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 345/430 1/5 RERS17pb113-PT-3-LTLFireability-03 25911 m, 82 m/sec, 25910 t fired, .

Time elapsed: 2225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 350/430 1/5 RERS17pb113-PT-3-LTLFireability-03 26270 m, 71 m/sec, 26269 t fired, .

Time elapsed: 2230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 355/430 1/5 RERS17pb113-PT-3-LTLFireability-03 26692 m, 84 m/sec, 26691 t fired, .

Time elapsed: 2235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 360/430 1/5 RERS17pb113-PT-3-LTLFireability-03 27088 m, 79 m/sec, 27087 t fired, .

Time elapsed: 2240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 365/430 1/5 RERS17pb113-PT-3-LTLFireability-03 27501 m, 82 m/sec, 27500 t fired, .

Time elapsed: 2245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 370/430 1/5 RERS17pb113-PT-3-LTLFireability-03 27912 m, 82 m/sec, 27911 t fired, .

Time elapsed: 2250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 375/430 1/5 RERS17pb113-PT-3-LTLFireability-03 28309 m, 79 m/sec, 28308 t fired, .

Time elapsed: 2255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 380/430 1/5 RERS17pb113-PT-3-LTLFireability-03 28736 m, 85 m/sec, 28735 t fired, .

Time elapsed: 2260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 385/430 1/5 RERS17pb113-PT-3-LTLFireability-03 29137 m, 80 m/sec, 29136 t fired, .

Time elapsed: 2265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 390/430 1/5 RERS17pb113-PT-3-LTLFireability-03 29483 m, 69 m/sec, 29482 t fired, .

Time elapsed: 2270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 395/430 1/5 RERS17pb113-PT-3-LTLFireability-03 29881 m, 79 m/sec, 29880 t fired, .

Time elapsed: 2275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 400/430 1/5 RERS17pb113-PT-3-LTLFireability-03 30223 m, 68 m/sec, 30222 t fired, .

Time elapsed: 2280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 405/430 1/5 RERS17pb113-PT-3-LTLFireability-03 30616 m, 78 m/sec, 30615 t fired, .

Time elapsed: 2285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 410/430 1/5 RERS17pb113-PT-3-LTLFireability-03 30900 m, 56 m/sec, 30899 t fired, .

Time elapsed: 2290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 415/430 1/5 RERS17pb113-PT-3-LTLFireability-03 31285 m, 77 m/sec, 31284 t fired, .

Time elapsed: 2295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 420/430 1/5 RERS17pb113-PT-3-LTLFireability-03 31636 m, 70 m/sec, 31635 t fired, .

Time elapsed: 2300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 425/430 1/5 RERS17pb113-PT-3-LTLFireability-03 32023 m, 77 m/sec, 32022 t fired, .

Time elapsed: 2305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 430/430 1/5 RERS17pb113-PT-3-LTLFireability-03 32369 m, 69 m/sec, 32368 t fired, .

Time elapsed: 2310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for RERS17pb113-PT-3-LTLFireability-03 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 47 RERS17pb113-PT-3-LTLFireability-13
lola: time limit : 428 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-3-LTLFireability-03
lola: time limit : 1285 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 298 m, -6414 m/sec, 297 t fired, .
50 LTL EXCL 5/428 1/32 RERS17pb113-PT-3-LTLFireability-13 138 m, 27 m/sec, 137 t fired, .

Time elapsed: 2320 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 581 m, 56 m/sec, 580 t fired, .
50 LTL EXCL 10/321 1/32 RERS17pb113-PT-3-LTLFireability-13 283 m, 29 m/sec, 282 t fired, .

Time elapsed: 2325 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 866 m, 57 m/sec, 865 t fired, .
50 LTL EXCL 15/321 1/32 RERS17pb113-PT-3-LTLFireability-13 440 m, 31 m/sec, 439 t fired, .

Time elapsed: 2330 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 1065 m, 39 m/sec, 1064 t fired, .
50 LTL EXCL 20/321 1/32 RERS17pb113-PT-3-LTLFireability-13 593 m, 30 m/sec, 592 t fired, .

Time elapsed: 2335 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 1461 m, 79 m/sec, 1460 t fired, .
50 LTL EXCL 25/321 1/32 RERS17pb113-PT-3-LTLFireability-13 893 m, 60 m/sec, 892 t fired, .

Time elapsed: 2340 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 1837 m, 75 m/sec, 1836 t fired, .
50 LTL EXCL 30/321 1/32 RERS17pb113-PT-3-LTLFireability-13 1102 m, 41 m/sec, 1101 t fired, .

Time elapsed: 2345 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 2253 m, 83 m/sec, 2252 t fired, .
50 LTL EXCL 35/321 1/32 RERS17pb113-PT-3-LTLFireability-13 1366 m, 52 m/sec, 1365 t fired, .

Time elapsed: 2350 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 2624 m, 74 m/sec, 2623 t fired, .
50 LTL EXCL 40/321 1/32 RERS17pb113-PT-3-LTLFireability-13 1655 m, 57 m/sec, 1654 t fired, .

Time elapsed: 2355 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 2997 m, 74 m/sec, 2996 t fired, .
50 LTL EXCL 45/321 1/32 RERS17pb113-PT-3-LTLFireability-13 1958 m, 60 m/sec, 1957 t fired, .

Time elapsed: 2360 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 51/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 3311 m, 62 m/sec, 3310 t fired, .
50 LTL EXCL 51/321 1/32 RERS17pb113-PT-3-LTLFireability-13 2174 m, 43 m/sec, 2173 t fired, .

Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 56/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 3717 m, 81 m/sec, 3716 t fired, .
50 LTL EXCL 56/321 1/32 RERS17pb113-PT-3-LTLFireability-13 2526 m, 70 m/sec, 2525 t fired, .

Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 61/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 3910 m, 38 m/sec, 3909 t fired, .
50 LTL EXCL 61/321 1/32 RERS17pb113-PT-3-LTLFireability-13 2899 m, 74 m/sec, 2898 t fired, .

Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 66/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 4208 m, 59 m/sec, 4207 t fired, .
50 LTL EXCL 66/321 1/32 RERS17pb113-PT-3-LTLFireability-13 3268 m, 73 m/sec, 3267 t fired, .

Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 71/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 4601 m, 78 m/sec, 4600 t fired, .
50 LTL EXCL 71/321 1/32 RERS17pb113-PT-3-LTLFireability-13 3636 m, 73 m/sec, 3635 t fired, .

Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 76/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 5194 m, 118 m/sec, 5193 t fired, .
50 LTL EXCL 78/321 1/32 RERS17pb113-PT-3-LTLFireability-13 4016 m, 76 m/sec, 4015 t fired, .

Time elapsed: 2393 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 83/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 5543 m, 69 m/sec, 5542 t fired, .
50 LTL EXCL 83/321 1/32 RERS17pb113-PT-3-LTLFireability-13 4336 m, 64 m/sec, 4335 t fired, .

Time elapsed: 2398 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 88/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 5936 m, 78 m/sec, 5935 t fired, .
50 LTL EXCL 88/321 1/32 RERS17pb113-PT-3-LTLFireability-13 4680 m, 68 m/sec, 4679 t fired, .

Time elapsed: 2403 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 93/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 6171 m, 47 m/sec, 6170 t fired, .
50 LTL EXCL 93/321 1/32 RERS17pb113-PT-3-LTLFireability-13 4957 m, 55 m/sec, 4956 t fired, .

Time elapsed: 2409 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 99/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 6600 m, 85 m/sec, 6599 t fired, .
50 LTL EXCL 99/321 1/32 RERS17pb113-PT-3-LTLFireability-13 5265 m, 61 m/sec, 5264 t fired, .

Time elapsed: 2414 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 104/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 6982 m, 76 m/sec, 6981 t fired, .
50 LTL EXCL 104/321 1/32 RERS17pb113-PT-3-LTLFireability-13 5624 m, 71 m/sec, 5623 t fired, .

Time elapsed: 2419 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-3-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-01: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-04: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-07: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-09: CONJ false preprocessing
RERS17pb113-PT-3-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-3-LTLFireability-11: LTL true LTL model checker
RERS17pb113-PT-3-LTLFireability-14: CONJ false LTL model checker
RERS17pb113-PT-3-LTLFireability-15: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-3-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-3-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 109/1285 1/5 RERS17pb113-PT-3-LTLFireability-03 7236 m, 50 m/sec, 7235 t fired, .
50 LTL EXCL 109/321 1/32 RERS17pb113-PT-3-LTLFireability-13 5943 m, 63 m/sec, 5942 t fired, .

Time elapsed: 2424 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 375 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-3"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-3, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889197900020"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-3.tgz
mv RERS17pb113-PT-3 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;