fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r295-tall-167873948400798
Last Updated
May 14, 2023

About the Execution of LoLa+red for ProductionCell-PT-none

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2211.312 56147.00 213760.00 583.20 TTFTTFTFFFTFTTTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r295-tall-167873948400798.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ProductionCell-PT-none, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873948400798
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 6.4K Feb 25 14:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 25 14:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Feb 25 14:41 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 25 14:41 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:36 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:36 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:36 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:36 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 14:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Feb 25 14:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 25 14:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 14:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:36 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:36 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 43K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-00
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-01
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-02
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-03
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-04
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-05
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-06
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-07
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-08
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-09
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-10
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-11
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-12
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-13
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-14
FORMULA_NAME ProductionCell-PT-none-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678912375987

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ProductionCell-PT-none
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-15 20:32:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-15 20:32:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-15 20:32:57] [INFO ] Load time of PNML (sax parser for PT used): 41 ms
[2023-03-15 20:32:57] [INFO ] Transformed 176 places.
[2023-03-15 20:32:57] [INFO ] Transformed 134 transitions.
[2023-03-15 20:32:57] [INFO ] Found NUPN structural information;
[2023-03-15 20:32:57] [INFO ] Parsed PT model containing 176 places and 134 transitions and 513 arcs in 101 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 15 ms.
Working with output stream class java.io.PrintStream
FORMULA ProductionCell-PT-none-ReachabilityCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ProductionCell-PT-none-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ProductionCell-PT-none-ReachabilityCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 266 ms. (steps per millisecond=37 ) properties (out of 13) seen :11
FORMULA ProductionCell-PT-none-ReachabilityCardinality-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ProductionCell-PT-none-ReachabilityCardinality-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 2) seen :1
FORMULA ProductionCell-PT-none-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 134 rows 176 cols
[2023-03-15 20:32:57] [INFO ] Computed 50 place invariants in 15 ms
[2023-03-15 20:32:58] [INFO ] After 180ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 20:32:58] [INFO ] [Nat]Absence check using 32 positive place invariants in 11 ms returned sat
[2023-03-15 20:32:58] [INFO ] [Nat]Absence check using 32 positive and 18 generalized place invariants in 5 ms returned sat
[2023-03-15 20:32:58] [INFO ] After 78ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :0
FORMULA ProductionCell-PT-none-ReachabilityCardinality-12 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
All properties solved without resorting to model-checking.
Total runtime 820 ms.
starting LoLA
BK_INPUT ProductionCell-PT-none
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA ProductionCell-PT-none-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ProductionCell-PT-none-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678912432134

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type EXCL) for 15 ProductionCell-PT-none-ReachabilityCardinality-05
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 52 (type FNDP) for 15 ProductionCell-PT-none-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 15 ProductionCell-PT-none-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SRCH) for 15 ProductionCell-PT-none-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 52 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-05
lola: result : true
lola: fired transitions : 236
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 55 (type SRCH) for ProductionCell-PT-none-ReachabilityCardinality-05
lola: result : true
lola: markings : 238
lola: fired transitions : 237
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 56 (type EXCL) for ProductionCell-PT-none-ReachabilityCardinality-05
lola: result : true
lola: markings : 1638
lola: fired transitions : 1716
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 53 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 79 (type EXCL) for 42 ProductionCell-PT-none-ReachabilityCardinality-14
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 88 (type FNDP) for 33 ProductionCell-PT-none-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type EQUN) for 33 ProductionCell-PT-none-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type SRCH) for 33 ProductionCell-PT-none-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 91 (type SRCH) for ProductionCell-PT-none-ReachabilityCardinality-11
lola: result : true
lola: markings : 55
lola: fired transitions : 54
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 88 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 89 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 81 (type FNDP) for 45 ProductionCell-PT-none-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 45 ProductionCell-PT-none-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SRCH) for 45 ProductionCell-PT-none-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 84 (type SRCH) for ProductionCell-PT-none-ReachabilityCardinality-15
lola: result : true
lola: markings : 35
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 81 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 82 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 94 (type FNDP) for 0 ProductionCell-PT-none-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type EQUN) for 0 ProductionCell-PT-none-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SRCH) for 0 ProductionCell-PT-none-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-15
lola: result : unknown
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 88 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 53
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 79 (type EXCL) for ProductionCell-PT-none-ReachabilityCardinality-14
lola: result : true
lola: markings : 1417
lola: fired transitions : 1453
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 73 (type EXCL) for 39 ProductionCell-PT-none-ReachabilityCardinality-13
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 94 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-00
lola: result : true
lola: fired transitions : 34
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 95 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 97 (type SRCH) for ProductionCell-PT-none-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 124 (type FNDP) for 30 ProductionCell-PT-none-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type EQUN) for 30 ProductionCell-PT-none-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 133 (type SRCH) for 30 ProductionCell-PT-none-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-53.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-95.sara.
lola: FINISHED task # 73 (type EXCL) for ProductionCell-PT-none-ReachabilityCardinality-13
lola: result : true
lola: markings : 929
lola: fired transitions : 951
lola: time used : 0.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 60 (type EXCL) for 3 ProductionCell-PT-none-ReachabilityCardinality-01
lola: time limit : 360 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-82.sara.

lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 95 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-00
lola: result : true

lola: FINISHED task # 82 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-15
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-89.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-125.sara.
sara: warning, failure of lp_solve (at job 663)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-06: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 3 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 5/360 2/32 ProductionCell-PT-none-ReachabilityCardinality-01 436778 m, 87355 m/sec, 507719 t fired, .
124 EF FNDP 5/256 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 2275785 t fired, 3 attempts, .
125 EF STEQ 5/275 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.
133 EF SRCH 5/275 5/5 ProductionCell-PT-none-ReachabilityCardinality-10 1212408 m, 242481 m/sec, 1702730 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 133 (type SRCH) for ProductionCell-PT-none-ReachabilityCardinality-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-06: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 2 0 1 0 1 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 10/360 4/32 ProductionCell-PT-none-ReachabilityCardinality-01 997875 m, 112219 m/sec, 1182789 t fired, .
124 EF FNDP 10/252 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 5042519 t fired, 6 attempts, .
125 EF STEQ 10/271 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 140 (type FNDP) for 18 ProductionCell-PT-none-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 140 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-06
lola: result : true
lola: fired transitions : 48
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 111 (type FNDP) for 36 ProductionCell-PT-none-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-06: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 2 0 1 0 1 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 15/400 6/32 ProductionCell-PT-none-ReachabilityCardinality-01 1472809 m, 94986 m/sec, 1756214 t fired, .
111 EF FNDP 5/299 0/5 ProductionCell-PT-none-ReachabilityCardinality-12 2196178 t fired, 3 attempts, .
124 EF FNDP 15/290 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 7016539 t fired, 8 attempts, .
125 EF STEQ 15/317 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.

Time elapsed: 15 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-06: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 2 0 1 0 1 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 20/400 8/32 ProductionCell-PT-none-ReachabilityCardinality-01 2021712 m, 109780 m/sec, 2428400 t fired, .
111 EF FNDP 10/294 0/5 ProductionCell-PT-none-ReachabilityCardinality-12 4341315 t fired, 5 attempts, .
124 EF FNDP 20/285 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 8664924 t fired, 9 attempts, .
125 EF STEQ 20/312 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.

Time elapsed: 20 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-06: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 2 0 1 0 1 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 25/400 10/32 ProductionCell-PT-none-ReachabilityCardinality-01 2517192 m, 99096 m/sec, 3040485 t fired, .
111 EF FNDP 15/289 0/5 ProductionCell-PT-none-ReachabilityCardinality-12 6469603 t fired, 7 attempts, .
124 EF FNDP 25/280 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 10654263 t fired, 11 attempts, .
125 EF STEQ 25/307 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.

Time elapsed: 25 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16

lola: FINISHED task # 89 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-11
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-06: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 2 0 1 0 1 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 30/400 12/32 ProductionCell-PT-none-ReachabilityCardinality-01 3081903 m, 112942 m/sec, 3740926 t fired, .
111 EF FNDP 20/284 0/5 ProductionCell-PT-none-ReachabilityCardinality-12 8996485 t fired, 9 attempts, .
124 EF FNDP 30/275 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 12756980 t fired, 13 attempts, .
125 EF STEQ 30/302 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.

Time elapsed: 30 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-06: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 2 0 1 0 1 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 35/400 15/32 ProductionCell-PT-none-ReachabilityCardinality-01 3668245 m, 117268 m/sec, 4471158 t fired, .
111 EF FNDP 25/279 0/5 ProductionCell-PT-none-ReachabilityCardinality-12 11808085 t fired, 12 attempts, .
124 EF FNDP 35/270 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 14729706 t fired, 15 attempts, .
125 EF STEQ 35/297 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.

Time elapsed: 35 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-06: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 2 0 1 0 1 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 40/400 17/32 ProductionCell-PT-none-ReachabilityCardinality-01 4257921 m, 117935 m/sec, 5206495 t fired, .
111 EF FNDP 30/274 0/5 ProductionCell-PT-none-ReachabilityCardinality-12 14295974 t fired, 15 attempts, .
124 EF FNDP 40/265 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 16839547 t fired, 17 attempts, .
125 EF STEQ 40/292 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.

Time elapsed: 40 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-06: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 2 0 1 0 1 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 45/400 19/32 ProductionCell-PT-none-ReachabilityCardinality-01 4857850 m, 119985 m/sec, 5957095 t fired, .
111 EF FNDP 35/269 0/5 ProductionCell-PT-none-ReachabilityCardinality-12 16967329 t fired, 17 attempts, .
124 EF FNDP 45/260 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 18798211 t fired, 19 attempts, .
125 EF STEQ 45/287 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.

Time elapsed: 45 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-06: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-08: AG 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
ProductionCell-PT-none-ReachabilityCardinality-10: AG 0 2 2 0 1 0 1 0
ProductionCell-PT-none-ReachabilityCardinality-12: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF EXCL 50/400 21/32 ProductionCell-PT-none-ReachabilityCardinality-01 5423323 m, 113094 m/sec, 6664867 t fired, .
111 EF FNDP 40/264 0/5 ProductionCell-PT-none-ReachabilityCardinality-12 19502569 t fired, 20 attempts, .
124 EF FNDP 50/255 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 20901616 t fired, 21 attempts, .
125 EF STEQ 50/282 0/5 ProductionCell-PT-none-ReachabilityCardinality-10 sara is running.

Time elapsed: 50 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16

lola: FINISHED task # 125 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-10
lola: result : false
lola: CANCELED task # 124 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 103 (type FNDP) for 27 ProductionCell-PT-none-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type EQUN) for 27 ProductionCell-PT-none-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 124 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-10
lola: result : unknown
lola: fired transitions : 21441771
lola: tried executions : 23
lola: time used : 52.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-119.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 119 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-09
lola: result : false
lola: CANCELED task # 103 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 101 (type FNDP) for 6 ProductionCell-PT-none-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 105 (type EQUN) for 6 ProductionCell-PT-none-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 103 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-09
lola: result : unknown
lola: fired transitions : 63601
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 101 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-02
lola: result : true
lola: fired transitions : 591
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 105 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 112 (type FNDP) for 12 ProductionCell-PT-none-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type EQUN) for 12 ProductionCell-PT-none-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 112 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-04
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 113 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-04 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 141 (type FNDP) for 24 ProductionCell-PT-none-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type EQUN) for 24 ProductionCell-PT-none-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-105.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-113.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787

lola: FINISHED task # 141 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 732
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 144 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 102 (type FNDP) for 9 ProductionCell-PT-none-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 122 (type EQUN) for 9 ProductionCell-PT-none-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 144 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-08
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 113 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-04
lola: result : true
lola: FINISHED task # 102 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-03
lola: result : true
lola: fired transitions : 113
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 122 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 63 (type FNDP) for 21 ProductionCell-PT-none-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 21 ProductionCell-PT-none-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-122.sara.
lola: FINISHED task # 63 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 31
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-07 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 114 (type EQUN) for 36 ProductionCell-PT-none-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 127 (type SRCH) for 36 ProductionCell-PT-none-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-64.sara.

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-114.sara.
lola: FINISHED task # 64 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-07
lola: result : true

lola: FINISHED task # 114 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-12
lola: result : false
lola: CANCELED task # 111 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 127 (type SRCH) for ProductionCell-PT-none-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 49 (type FNDP) for 3 ProductionCell-PT-none-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 3 ProductionCell-PT-none-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 3 ProductionCell-PT-none-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 111 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 20516119
lola: tried executions : 22
lola: time used : 42.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.

lola: FINISHED task # 50 (type EQUN) for ProductionCell-PT-none-ReachabilityCardinality-01
lola: result : false
lola: CANCELED task # 49 (type FNDP) for ProductionCell-PT-none-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 59 (type SRCH) for ProductionCell-PT-none-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 60 (type EXCL) for ProductionCell-PT-none-ReachabilityCardinality-01 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-ReachabilityCardinality-00: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-01: AG true state equation
ProductionCell-PT-none-ReachabilityCardinality-02: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-03: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-04: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-05: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-06: EF true findpath
ProductionCell-PT-none-ReachabilityCardinality-07: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-08: AG false findpath
ProductionCell-PT-none-ReachabilityCardinality-09: EF false state equation
ProductionCell-PT-none-ReachabilityCardinality-10: AG true state equation
ProductionCell-PT-none-ReachabilityCardinality-11: AG false tandem / insertion
ProductionCell-PT-none-ReachabilityCardinality-12: AG true state equation
ProductionCell-PT-none-ReachabilityCardinality-13: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-14: EF true tandem / relaxed
ProductionCell-PT-none-ReachabilityCardinality-15: EF true tandem / insertion


Time elapsed: 53 secs. Pages in use: 23

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ProductionCell-PT-none"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ProductionCell-PT-none, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873948400798"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ProductionCell-PT-none.tgz
mv ProductionCell-PT-none execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;