Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r295-tall-167873948100610.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PolyORBLF-PT-S06J06T04, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873948100610
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 16K Feb 26 13:51 CTLCardinality.txt
-rw-r--r-- 1 mcc users 103K Feb 26 13:51 CTLCardinality.xml
-rw-r--r-- 1 mcc users 223K Feb 26 13:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 956K Feb 26 13:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 12K Feb 25 16:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 44K Feb 25 16:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 211K Feb 25 16:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 658K Feb 25 16:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 26K Feb 26 14:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 142K Feb 26 14:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 167K Feb 26 14:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 773K Feb 26 14:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.4K Feb 25 16:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 6.9M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-00
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-01
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-02
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-03
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-04
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-05
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-06
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-07
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-08
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-09
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-10
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-11
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-12
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-13
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-14
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678874657950

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-PT-S06J06T04
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-15 10:04:19] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-15 10:04:19] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-15 10:04:19] [INFO ] Load time of PNML (sax parser for PT used): 371 ms
[2023-03-15 10:04:19] [INFO ] Transformed 506 places.
[2023-03-15 10:04:19] [INFO ] Transformed 7154 transitions.
[2023-03-15 10:04:19] [INFO ] Parsed PT model containing 506 places and 7154 transitions and 59824 arcs in 493 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 38 ms.
[2023-03-15 10:04:19] [INFO ] Reduced 4680 identical enabling conditions.
[2023-03-15 10:04:19] [INFO ] Reduced 60 identical enabling conditions.
[2023-03-15 10:04:19] [INFO ] Reduced 4680 identical enabling conditions.
Ensure Unique test removed 5380 transitions
Reduce redundant transitions removed 5380 transitions.
Support contains 372 out of 506 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1774/1774 transitions.
Applied a total of 0 rules in 52 ms. Remains 506 /506 variables (removed 0) and now considering 1774/1774 (removed 0) transitions.
[2023-03-15 10:04:20] [INFO ] Flow matrix only has 1750 transitions (discarded 24 similar events)
// Phase 1: matrix 1750 rows 506 cols
[2023-03-15 10:04:20] [INFO ] Computed 54 place invariants in 108 ms
[2023-03-15 10:04:21] [INFO ] Dead Transitions using invariants and state equation in 1530 ms found 612 transitions.
Found 612 dead transitions using SMT.
Drop transitions removed 612 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 612 transitions.
[2023-03-15 10:04:21] [INFO ] Flow matrix only has 1138 transitions (discarded 24 similar events)
// Phase 1: matrix 1138 rows 506 cols
[2023-03-15 10:04:21] [INFO ] Computed 54 place invariants in 32 ms
[2023-03-15 10:04:21] [INFO ] Implicit Places using invariants in 223 ms returned []
[2023-03-15 10:04:21] [INFO ] Flow matrix only has 1138 transitions (discarded 24 similar events)
[2023-03-15 10:04:21] [INFO ] Invariant cache hit.
[2023-03-15 10:04:22] [INFO ] State equation strengthened by 112 read => feed constraints.
[2023-03-15 10:04:22] [INFO ] Implicit Places using invariants and state equation in 1019 ms returned []
Implicit Place search using SMT with State Equation took 1253 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 506/506 places, 1162/1774 transitions.
Applied a total of 0 rules in 9 ms. Remains 506 /506 variables (removed 0) and now considering 1162/1162 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2869 ms. Remains : 506/506 places, 1162/1774 transitions.
Support contains 372 out of 506 places after structural reductions.
[2023-03-15 10:04:23] [INFO ] Flatten gal took : 236 ms
[2023-03-15 10:04:23] [INFO ] Flatten gal took : 135 ms
[2023-03-15 10:04:24] [INFO ] Input system was already deterministic with 1162 transitions.
Incomplete random walk after 10000 steps, including 34 resets, run finished after 591 ms. (steps per millisecond=16 ) properties (out of 92) seen :53
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 39) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Running SMT prover for 38 properties.
[2023-03-15 10:04:25] [INFO ] Flow matrix only has 1138 transitions (discarded 24 similar events)
[2023-03-15 10:04:25] [INFO ] Invariant cache hit.
[2023-03-15 10:04:26] [INFO ] [Real]Absence check using 21 positive place invariants in 4 ms returned sat
[2023-03-15 10:04:26] [INFO ] [Real]Absence check using 21 positive and 33 generalized place invariants in 23 ms returned sat
[2023-03-15 10:04:31] [INFO ] After 5762ms SMT Verify possible using all constraints in real domain returned unsat :28 sat :0 real:10
[2023-03-15 10:04:32] [INFO ] [Nat]Absence check using 21 positive place invariants in 19 ms returned sat
[2023-03-15 10:04:32] [INFO ] [Nat]Absence check using 21 positive and 33 generalized place invariants in 31 ms returned sat
[2023-03-15 10:04:56] [INFO ] After 24552ms SMT Verify possible using state equation in natural domain returned unsat :33 sat :4
[2023-03-15 10:04:56] [INFO ] State equation strengthened by 112 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-15 10:04:56] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-15 10:04:56] [INFO ] After 25032ms SMT Verify possible using all constraints in natural domain returned unsat :28 sat :0 real:10
Fused 38 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 10 out of 506 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 38 rules applied. Total rules applied 38 place count 500 transition count 1130
Reduce places removed 32 places and 0 transitions.
Iterating post reduction 1 with 32 rules applied. Total rules applied 70 place count 468 transition count 1130
Performed 56 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 56 Pre rules applied. Total rules applied 70 place count 468 transition count 1074
Deduced a syphon composed of 56 places in 1 ms
Reduce places removed 56 places and 0 transitions.
Iterating global reduction 2 with 112 rules applied. Total rules applied 182 place count 412 transition count 1074
Performed 48 Post agglomeration using F-continuation condition.Transition count delta: 48
Deduced a syphon composed of 48 places in 1 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 2 with 96 rules applied. Total rules applied 278 place count 364 transition count 1026
Free-agglomeration rule (complex) applied 9 times.
Iterating global reduction 2 with 9 rules applied. Total rules applied 287 place count 364 transition count 1017
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 2 with 9 rules applied. Total rules applied 296 place count 355 transition count 1017
Applied a total of 296 rules in 156 ms. Remains 355 /506 variables (removed 151) and now considering 1017/1162 (removed 145) transitions.
[2023-03-15 10:04:57] [INFO ] Flow matrix only has 993 transitions (discarded 24 similar events)
// Phase 1: matrix 993 rows 355 cols
[2023-03-15 10:04:57] [INFO ] Computed 48 place invariants in 21 ms
[2023-03-15 10:04:57] [INFO ] Dead Transitions using invariants and state equation in 543 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 702 ms. Remains : 355/506 places, 1017/1162 transitions.
Incomplete random walk after 10000 steps, including 85 resets, run finished after 220 ms. (steps per millisecond=45 ) properties (out of 5) seen :2
Incomplete Best-First random walk after 10000 steps, including 15 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 3) seen :1
Incomplete Best-First random walk after 10000 steps, including 15 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-15 10:04:57] [INFO ] Flow matrix only has 993 transitions (discarded 24 similar events)
[2023-03-15 10:04:57] [INFO ] Invariant cache hit.
[2023-03-15 10:04:58] [INFO ] [Real]Absence check using 20 positive place invariants in 4 ms returned sat
[2023-03-15 10:04:58] [INFO ] [Real]Absence check using 20 positive and 28 generalized place invariants in 25 ms returned sat
[2023-03-15 10:04:59] [INFO ] After 1480ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-15 10:04:59] [INFO ] [Nat]Absence check using 20 positive place invariants in 4 ms returned sat
[2023-03-15 10:04:59] [INFO ] [Nat]Absence check using 20 positive and 28 generalized place invariants in 21 ms returned sat
[2023-03-15 10:05:06] [INFO ] After 7467ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-15 10:05:06] [INFO ] State equation strengthened by 112 read => feed constraints.
[2023-03-15 10:05:10] [INFO ] After 3019ms SMT Verify possible using 112 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-15 10:05:10] [INFO ] Deduced a trap composed of 56 places in 62 ms of which 3 ms to minimize.
[2023-03-15 10:05:11] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 180 ms
[2023-03-15 10:05:11] [INFO ] After 4281ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 1202 ms.
[2023-03-15 10:05:12] [INFO ] After 13072ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 8 ms.
Support contains 8 out of 355 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 355/355 places, 1017/1017 transitions.
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 355 transition count 1016
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 354 transition count 1016
Applied a total of 2 rules in 62 ms. Remains 354 /355 variables (removed 1) and now considering 1016/1017 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 63 ms. Remains : 354/355 places, 1016/1017 transitions.
Incomplete random walk after 10000 steps, including 85 resets, run finished after 211 ms. (steps per millisecond=47 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 11 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 14 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-15 10:05:12] [INFO ] Flow matrix only has 992 transitions (discarded 24 similar events)
// Phase 1: matrix 992 rows 354 cols
[2023-03-15 10:05:12] [INFO ] Computed 48 place invariants in 15 ms
[2023-03-15 10:05:13] [INFO ] [Real]Absence check using 23 positive place invariants in 7 ms returned sat
[2023-03-15 10:05:13] [INFO ] [Real]Absence check using 23 positive and 25 generalized place invariants in 36 ms returned sat
[2023-03-15 10:05:13] [INFO ] After 759ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 10:05:13] [INFO ] [Nat]Absence check using 23 positive place invariants in 4 ms returned sat
[2023-03-15 10:05:13] [INFO ] [Nat]Absence check using 23 positive and 25 generalized place invariants in 16 ms returned sat
[2023-03-15 10:05:16] [INFO ] After 2869ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 10:05:16] [INFO ] State equation strengthened by 112 read => feed constraints.
[2023-03-15 10:05:17] [INFO ] After 724ms SMT Verify possible using 112 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-15 10:05:18] [INFO ] After 1418ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 571 ms.
[2023-03-15 10:05:18] [INFO ] After 4959ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 3 ms.
Support contains 6 out of 354 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 354/354 places, 1016/1016 transitions.
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 354 transition count 1015
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 353 transition count 1015
Applied a total of 2 rules in 47 ms. Remains 353 /354 variables (removed 1) and now considering 1015/1016 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 47 ms. Remains : 353/354 places, 1015/1016 transitions.
Finished random walk after 6559 steps, including 50 resets, run visited all 1 properties in 37 ms. (steps per millisecond=177 )
Successfully simplified 33 atomic propositions for a total of 16 simplifications.
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-15 10:05:18] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-15 10:05:18] [INFO ] Flatten gal took : 71 ms
[2023-03-15 10:05:18] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-15 10:05:18] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-15 10:05:19] [INFO ] Flatten gal took : 129 ms
[2023-03-15 10:05:19] [INFO ] Input system was already deterministic with 1162 transitions.
Support contains 215 out of 506 places (down from 271) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 500 transition count 1162
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 10 place count 496 transition count 1158
Iterating global reduction 1 with 4 rules applied. Total rules applied 14 place count 496 transition count 1158
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 18 place count 492 transition count 1154
Iterating global reduction 1 with 4 rules applied. Total rules applied 22 place count 492 transition count 1154
Applied a total of 22 rules in 34 ms. Remains 492 /506 variables (removed 14) and now considering 1154/1162 (removed 8) transitions.
[2023-03-15 10:05:19] [INFO ] Flow matrix only has 1130 transitions (discarded 24 similar events)
// Phase 1: matrix 1130 rows 492 cols
[2023-03-15 10:05:19] [INFO ] Computed 48 place invariants in 24 ms
[2023-03-15 10:05:20] [INFO ] Dead Transitions using invariants and state equation in 1126 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1163 ms. Remains : 492/506 places, 1154/1162 transitions.
[2023-03-15 10:05:20] [INFO ] Flatten gal took : 45 ms
[2023-03-15 10:05:20] [INFO ] Flatten gal took : 47 ms
[2023-03-15 10:05:20] [INFO ] Input system was already deterministic with 1154 transitions.
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 500 transition count 1162
Applied a total of 6 rules in 9 ms. Remains 500 /506 variables (removed 6) and now considering 1162/1162 (removed 0) transitions.
[2023-03-15 10:05:20] [INFO ] Flow matrix only has 1138 transitions (discarded 24 similar events)
// Phase 1: matrix 1138 rows 500 cols
[2023-03-15 10:05:20] [INFO ] Computed 48 place invariants in 23 ms
[2023-03-15 10:05:21] [INFO ] Dead Transitions using invariants and state equation in 1124 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1134 ms. Remains : 500/506 places, 1162/1162 transitions.
[2023-03-15 10:05:22] [INFO ] Flatten gal took : 47 ms
[2023-03-15 10:05:22] [INFO ] Flatten gal took : 45 ms
[2023-03-15 10:05:22] [INFO ] Input system was already deterministic with 1162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 500 transition count 1162
Applied a total of 6 rules in 8 ms. Remains 500 /506 variables (removed 6) and now considering 1162/1162 (removed 0) transitions.
[2023-03-15 10:05:22] [INFO ] Flow matrix only has 1138 transitions (discarded 24 similar events)
[2023-03-15 10:05:22] [INFO ] Invariant cache hit.
[2023-03-15 10:05:23] [INFO ] Dead Transitions using invariants and state equation in 952 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 963 ms. Remains : 500/506 places, 1162/1162 transitions.
[2023-03-15 10:05:23] [INFO ] Flatten gal took : 44 ms
[2023-03-15 10:05:23] [INFO ] Flatten gal took : 48 ms
[2023-03-15 10:05:23] [INFO ] Input system was already deterministic with 1162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 500 transition count 1162
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 10 place count 496 transition count 1158
Iterating global reduction 1 with 4 rules applied. Total rules applied 14 place count 496 transition count 1158
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 18 place count 492 transition count 1154
Iterating global reduction 1 with 4 rules applied. Total rules applied 22 place count 492 transition count 1154
Applied a total of 22 rules in 25 ms. Remains 492 /506 variables (removed 14) and now considering 1154/1162 (removed 8) transitions.
[2023-03-15 10:05:23] [INFO ] Flow matrix only has 1130 transitions (discarded 24 similar events)
// Phase 1: matrix 1130 rows 492 cols
[2023-03-15 10:05:23] [INFO ] Computed 48 place invariants in 40 ms
[2023-03-15 10:05:24] [INFO ] Dead Transitions using invariants and state equation in 993 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1020 ms. Remains : 492/506 places, 1154/1162 transitions.
[2023-03-15 10:05:24] [INFO ] Flatten gal took : 35 ms
[2023-03-15 10:05:24] [INFO ] Flatten gal took : 38 ms
[2023-03-15 10:05:24] [INFO ] Input system was already deterministic with 1154 transitions.
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 500 transition count 1162
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 10 place count 496 transition count 1158
Iterating global reduction 1 with 4 rules applied. Total rules applied 14 place count 496 transition count 1158
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 18 place count 492 transition count 1154
Iterating global reduction 1 with 4 rules applied. Total rules applied 22 place count 492 transition count 1154
Applied a total of 22 rules in 22 ms. Remains 492 /506 variables (removed 14) and now considering 1154/1162 (removed 8) transitions.
[2023-03-15 10:05:24] [INFO ] Flow matrix only has 1130 transitions (discarded 24 similar events)
[2023-03-15 10:05:24] [INFO ] Invariant cache hit.
[2023-03-15 10:05:25] [INFO ] Dead Transitions using invariants and state equation in 975 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1001 ms. Remains : 492/506 places, 1154/1162 transitions.
[2023-03-15 10:05:25] [INFO ] Flatten gal took : 38 ms
[2023-03-15 10:05:25] [INFO ] Flatten gal took : 37 ms
[2023-03-15 10:05:25] [INFO ] Input system was already deterministic with 1154 transitions.
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 500 transition count 1162
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 10 place count 496 transition count 1158
Iterating global reduction 1 with 4 rules applied. Total rules applied 14 place count 496 transition count 1158
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 18 place count 492 transition count 1154
Iterating global reduction 1 with 4 rules applied. Total rules applied 22 place count 492 transition count 1154
Applied a total of 22 rules in 30 ms. Remains 492 /506 variables (removed 14) and now considering 1154/1162 (removed 8) transitions.
[2023-03-15 10:05:25] [INFO ] Flow matrix only has 1130 transitions (discarded 24 similar events)
[2023-03-15 10:05:25] [INFO ] Invariant cache hit.
[2023-03-15 10:05:26] [INFO ] Dead Transitions using invariants and state equation in 1003 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1033 ms. Remains : 492/506 places, 1154/1162 transitions.
[2023-03-15 10:05:26] [INFO ] Flatten gal took : 34 ms
[2023-03-15 10:05:26] [INFO ] Flatten gal took : 48 ms
[2023-03-15 10:05:27] [INFO ] Input system was already deterministic with 1154 transitions.
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 502 transition count 1158
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 502 transition count 1158
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 12 place count 498 transition count 1154
Iterating global reduction 0 with 4 rules applied. Total rules applied 16 place count 498 transition count 1154
Applied a total of 16 rules in 25 ms. Remains 498 /506 variables (removed 8) and now considering 1154/1162 (removed 8) transitions.
[2023-03-15 10:05:27] [INFO ] Flow matrix only has 1130 transitions (discarded 24 similar events)
// Phase 1: matrix 1130 rows 498 cols
[2023-03-15 10:05:27] [INFO ] Computed 54 place invariants in 24 ms
[2023-03-15 10:05:28] [INFO ] Dead Transitions using invariants and state equation in 1129 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1170 ms. Remains : 498/506 places, 1154/1162 transitions.
[2023-03-15 10:05:28] [INFO ] Flatten gal took : 41 ms
[2023-03-15 10:05:28] [INFO ] Flatten gal took : 48 ms
[2023-03-15 10:05:28] [INFO ] Input system was already deterministic with 1154 transitions.
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 500 transition count 1162
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 10 place count 496 transition count 1158
Iterating global reduction 1 with 4 rules applied. Total rules applied 14 place count 496 transition count 1158
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 18 place count 492 transition count 1154
Iterating global reduction 1 with 4 rules applied. Total rules applied 22 place count 492 transition count 1154
Applied a total of 22 rules in 22 ms. Remains 492 /506 variables (removed 14) and now considering 1154/1162 (removed 8) transitions.
[2023-03-15 10:05:28] [INFO ] Flow matrix only has 1130 transitions (discarded 24 similar events)
// Phase 1: matrix 1130 rows 492 cols
[2023-03-15 10:05:28] [INFO ] Computed 48 place invariants in 20 ms
[2023-03-15 10:05:29] [INFO ] Dead Transitions using invariants and state equation in 1107 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1129 ms. Remains : 492/506 places, 1154/1162 transitions.
[2023-03-15 10:05:29] [INFO ] Flatten gal took : 33 ms
[2023-03-15 10:05:29] [INFO ] Flatten gal took : 36 ms
[2023-03-15 10:05:29] [INFO ] Input system was already deterministic with 1154 transitions.
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 500 transition count 1162
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 10 place count 496 transition count 1158
Iterating global reduction 1 with 4 rules applied. Total rules applied 14 place count 496 transition count 1158
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 18 place count 492 transition count 1154
Iterating global reduction 1 with 4 rules applied. Total rules applied 22 place count 492 transition count 1154
Applied a total of 22 rules in 22 ms. Remains 492 /506 variables (removed 14) and now considering 1154/1162 (removed 8) transitions.
[2023-03-15 10:05:29] [INFO ] Flow matrix only has 1130 transitions (discarded 24 similar events)
[2023-03-15 10:05:29] [INFO ] Invariant cache hit.
[2023-03-15 10:05:30] [INFO ] Dead Transitions using invariants and state equation in 1121 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1154 ms. Remains : 492/506 places, 1154/1162 transitions.
[2023-03-15 10:05:30] [INFO ] Flatten gal took : 34 ms
[2023-03-15 10:05:30] [INFO ] Flatten gal took : 36 ms
[2023-03-15 10:05:30] [INFO ] Input system was already deterministic with 1154 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 500 transition count 1130
Reduce places removed 32 places and 0 transitions.
Iterating post reduction 1 with 32 rules applied. Total rules applied 64 place count 468 transition count 1130
Performed 56 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 56 Pre rules applied. Total rules applied 64 place count 468 transition count 1074
Deduced a syphon composed of 56 places in 1 ms
Reduce places removed 56 places and 0 transitions.
Iterating global reduction 2 with 112 rules applied. Total rules applied 176 place count 412 transition count 1074
Performed 48 Post agglomeration using F-continuation condition.Transition count delta: 48
Deduced a syphon composed of 48 places in 0 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 2 with 96 rules applied. Total rules applied 272 place count 364 transition count 1026
Applied a total of 272 rules in 70 ms. Remains 364 /506 variables (removed 142) and now considering 1026/1162 (removed 136) transitions.
[2023-03-15 10:05:31] [INFO ] Flow matrix only has 1002 transitions (discarded 24 similar events)
// Phase 1: matrix 1002 rows 364 cols
[2023-03-15 10:05:31] [INFO ] Computed 48 place invariants in 19 ms
[2023-03-15 10:05:31] [INFO ] Dead Transitions using invariants and state equation in 619 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 691 ms. Remains : 364/506 places, 1026/1162 transitions.
[2023-03-15 10:05:31] [INFO ] Flatten gal took : 33 ms
[2023-03-15 10:05:31] [INFO ] Flatten gal took : 35 ms
[2023-03-15 10:05:31] [INFO ] Input system was already deterministic with 1026 transitions.
Finished random walk after 1770 steps, including 12 resets, run visited all 1 properties in 16 ms. (steps per millisecond=110 )
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 506/506 places, 1162/1162 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 500 transition count 1162
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 10 place count 496 transition count 1158
Iterating global reduction 1 with 4 rules applied. Total rules applied 14 place count 496 transition count 1158
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 18 place count 492 transition count 1154
Iterating global reduction 1 with 4 rules applied. Total rules applied 22 place count 492 transition count 1154
Applied a total of 22 rules in 21 ms. Remains 492 /506 variables (removed 14) and now considering 1154/1162 (removed 8) transitions.
[2023-03-15 10:05:31] [INFO ] Flow matrix only has 1130 transitions (discarded 24 similar events)
// Phase 1: matrix 1130 rows 492 cols
[2023-03-15 10:05:31] [INFO ] Computed 48 place invariants in 37 ms
[2023-03-15 10:05:33] [INFO ] Dead Transitions using invariants and state equation in 1115 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1139 ms. Remains : 492/506 places, 1154/1162 transitions.
[2023-03-15 10:05:33] [INFO ] Flatten gal took : 34 ms
[2023-03-15 10:05:33] [INFO ] Flatten gal took : 36 ms
[2023-03-15 10:05:33] [INFO ] Input system was already deterministic with 1154 transitions.
[2023-03-15 10:05:33] [INFO ] Flatten gal took : 54 ms
[2023-03-15 10:05:33] [INFO ] Flatten gal took : 56 ms
[2023-03-15 10:05:33] [INFO ] Export to MCC of 10 properties in file /home/mcc/execution/CTLFireability.sr.xml took 18 ms.
[2023-03-15 10:05:33] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 506 places, 1162 transitions and 5944 arcs took 6 ms.
Total runtime 74243 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PolyORBLF-PT-S06J06T04
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678875002285

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 25 (type EXCL) for 24 PolyORBLF-PT-S06J06T04-CTLFireability-11
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 25 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-11
lola: result : false
lola: markings : 244
lola: fired transitions : 732
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 30 (type EXCL) for 21 PolyORBLF-PT-S06J06T04-CTLFireability-10
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 30 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-10
lola: result : true
lola: markings : 275
lola: fired transitions : 283
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 PolyORBLF-PT-S06J06T04-CTLFireability-15
lola: time limit : 447 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-15
lola: result : false
lola: markings : 53404
lola: fired transitions : 110093
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 PolyORBLF-PT-S06J06T04-CTLFireability-07
lola: time limit : 511 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 2/511 2/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 158337 m, 31667 m/sec, 776740 t fired, .

Time elapsed: 22 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 7/511 5/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 492442 m, 66821 m/sec, 2059058 t fired, .

Time elapsed: 27 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 12/511 8/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 859534 m, 73418 m/sec, 3308113 t fired, .

Time elapsed: 32 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 17/511 11/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 1225199 m, 73133 m/sec, 4547303 t fired, .

Time elapsed: 37 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 22/511 15/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 1600179 m, 74996 m/sec, 5781586 t fired, .

Time elapsed: 42 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 27/511 18/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 1993888 m, 78741 m/sec, 6991455 t fired, .

Time elapsed: 47 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 32/511 22/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 2379625 m, 77147 m/sec, 8201548 t fired, .

Time elapsed: 52 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 37/511 25/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 2754734 m, 75021 m/sec, 9416186 t fired, .

Time elapsed: 57 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 42/511 29/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 3131141 m, 75281 m/sec, 10619828 t fired, .

Time elapsed: 62 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 47/511 32/32 PolyORBLF-PT-S06J06T04-CTLFireability-07 3504343 m, 74640 m/sec, 11824517 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 19 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 16 (type EXCL) for 15 PolyORBLF-PT-S06J06T04-CTLFireability-06
lola: time limit : 588 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/588 5/32 PolyORBLF-PT-S06J06T04-CTLFireability-06 459265 m, 91853 m/sec, 1395775 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: FINISHED task # 16 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-06
lola: result : true
lola: markings : 478729
lola: fired transitions : 1474219
lola: time used : 6.000000
lola: memory pages used : 5
lola: LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-PT-S06J06T04-CTLFireability-05
lola: time limit : 704 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/704 4/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 376158 m, 75231 m/sec, 1383147 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/704 7/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 755617 m, 75891 m/sec, 2839246 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 14/704 10/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 1109405 m, 70757 m/sec, 4269333 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/704 12/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 1394959 m, 57110 m/sec, 5779696 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 24/704 14/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 1674392 m, 55886 m/sec, 7279898 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 29/704 17/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 1964499 m, 58021 m/sec, 8830309 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 34/704 19/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 2244437 m, 55987 m/sec, 10357650 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/704 21/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 2529962 m, 57105 m/sec, 11878989 t fired, .

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/704 23/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 2808122 m, 55632 m/sec, 13384134 t fired, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/704 26/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 3092372 m, 56850 m/sec, 14908637 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/704 28/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 3376767 m, 56879 m/sec, 16438889 t fired, .

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/704 30/32 PolyORBLF-PT-S06J06T04-CTLFireability-05 3650180 m, 54682 m/sec, 17953929 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 13 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-PT-S06J06T04-CTLFireability-04
lola: time limit : 864 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/864 6/32 PolyORBLF-PT-S06J06T04-CTLFireability-04 638170 m, 127634 m/sec, 999068 t fired, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/864 12/32 PolyORBLF-PT-S06J06T04-CTLFireability-04 1246608 m, 121687 m/sec, 1991051 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: FINISHED task # 10 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-04
lola: result : true
lola: markings : 1491038
lola: fired transitions : 2423441
lola: time used : 12.000000
lola: memory pages used : 14
lola: LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-PT-S06J06T04-CTLFireability-02
lola: time limit : 1148 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 3/1148 3/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 274098 m, 54819 m/sec, 844845 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 8/1148 6/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 644228 m, 74026 m/sec, 2386492 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 13/1148 9/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 1028067 m, 76767 m/sec, 3931351 t fired, .

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 18/1148 12/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 1433864 m, 81159 m/sec, 5460837 t fired, .

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 23/1148 15/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 1815776 m, 76382 m/sec, 7015588 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 28/1148 18/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 2176569 m, 72158 m/sec, 8570807 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 33/1148 21/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 2580862 m, 80858 m/sec, 10113170 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 38/1148 25/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 2988546 m, 81536 m/sec, 11615333 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 43/1148 28/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 3365029 m, 75296 m/sec, 13135231 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 48/1148 31/32 PolyORBLF-PT-S06J06T04-CTLFireability-02 3760432 m, 79080 m/sec, 14640510 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 7 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-PT-S06J06T04-CTLFireability-01
lola: time limit : 1696 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-01
lola: result : false
lola: markings : 1307
lola: fired transitions : 15474
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S06J06T04-CTLFireability-00
lola: time limit : 3392 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3392 3/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 361321 m, 72264 m/sec, 1181858 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3392 6/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 714140 m, 70563 m/sec, 2367615 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3392 9/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 1066618 m, 70495 m/sec, 3551960 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3392 12/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 1414478 m, 69572 m/sec, 4737212 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3392 15/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 1766988 m, 70502 m/sec, 5928545 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3392 17/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 2112598 m, 69122 m/sec, 7109735 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3392 20/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 2455339 m, 68548 m/sec, 8280713 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/3392 22/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 2788128 m, 66557 m/sec, 9447526 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/3392 25/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 3131189 m, 68612 m/sec, 10638275 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/3392 28/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 3491877 m, 72137 m/sec, 11808551 t fired, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/3392 31/32 PolyORBLF-PT-S06J06T04-CTLFireability-00 3840183 m, 69661 m/sec, 12973724 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 1 (type EXCL) for PolyORBLF-PT-S06J06T04-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: Portfolio finished: no open tasks 10

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S06J06T04-CTLFireability-00: CTL unknown AGGR
PolyORBLF-PT-S06J06T04-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-02: CTL unknown AGGR
PolyORBLF-PT-S06J06T04-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-05: CTL unknown AGGR
PolyORBLF-PT-S06J06T04-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-07: CTL unknown AGGR
PolyORBLF-PT-S06J06T04-CTLFireability-10: AXAG false state space /EXEF
PolyORBLF-PT-S06J06T04-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S06J06T04-CTLFireability-15: CTL false CTL model checker


Time elapsed: 268 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S06J06T04"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PolyORBLF-PT-S06J06T04, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873948100610"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S06J06T04.tgz
mv PolyORBLF-PT-S06J06T04 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;