About the Execution of LoLa+red for PolyORBLF-PT-S02J06T10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3940.815 | 300345.00 | 545369.00 | 1026.30 | FF?FT???TTFFTFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r295-tall-167873948000530.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PolyORBLF-PT-S02J06T10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873948000530
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.1M
-rw-r--r-- 1 mcc users 16K Feb 26 13:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 97K Feb 26 13:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 36K Feb 26 13:35 CTLFireability.txt
-rw-r--r-- 1 mcc users 204K Feb 26 13:35 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 9.7K Feb 25 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 40K Feb 25 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 20K Feb 25 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 82K Feb 25 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 24K Feb 26 13:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 136K Feb 26 13:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 59K Feb 26 13:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 299K Feb 26 13:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.1K Feb 25 16:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 1.1M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-00
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-01
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-02
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-03
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-04
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-05
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-06
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-07
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-08
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-09
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-10
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-11
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-12
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-13
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-14
FORMULA_NAME PolyORBLF-PT-S02J06T10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678858372118
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-PT-S02J06T10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-15 05:32:53] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-15 05:32:53] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-15 05:32:53] [INFO ] Load time of PNML (sax parser for PT used): 122 ms
[2023-03-15 05:32:53] [INFO ] Transformed 844 places.
[2023-03-15 05:32:53] [INFO ] Transformed 1812 transitions.
[2023-03-15 05:32:53] [INFO ] Parsed PT model containing 844 places and 1812 transitions and 8302 arcs in 194 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 16 ms.
[2023-03-15 05:32:53] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-15 05:32:53] [INFO ] Reduced 40 identical enabling conditions.
Ensure Unique test removed 160 transitions
Reduce redundant transitions removed 160 transitions.
Support contains 674 out of 844 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 844/844 places, 1652/1652 transitions.
Applied a total of 0 rules in 153 ms. Remains 844 /844 variables (removed 0) and now considering 1652/1652 (removed 0) transitions.
[2023-03-15 05:32:54] [INFO ] Flow matrix only has 1632 transitions (discarded 20 similar events)
// Phase 1: matrix 1632 rows 844 cols
[2023-03-15 05:32:54] [INFO ] Computed 58 place invariants in 124 ms
[2023-03-15 05:32:56] [INFO ] Dead Transitions using invariants and state equation in 2421 ms found 110 transitions.
Found 110 dead transitions using SMT.
Drop transitions removed 110 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 110 transitions.
[2023-03-15 05:32:56] [INFO ] Flow matrix only has 1522 transitions (discarded 20 similar events)
// Phase 1: matrix 1522 rows 844 cols
[2023-03-15 05:32:56] [INFO ] Computed 58 place invariants in 60 ms
[2023-03-15 05:32:56] [INFO ] Implicit Places using invariants in 311 ms returned []
[2023-03-15 05:32:56] [INFO ] Flow matrix only has 1522 transitions (discarded 20 similar events)
[2023-03-15 05:32:56] [INFO ] Invariant cache hit.
[2023-03-15 05:32:57] [INFO ] State equation strengthened by 120 read => feed constraints.
[2023-03-15 05:32:58] [INFO ] Implicit Places using invariants and state equation in 1955 ms returned []
Implicit Place search using SMT with State Equation took 2272 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 844/844 places, 1542/1652 transitions.
Reduce places removed 0 places and 20 transitions.
Deduced a syphon composed of 22 places in 2 ms
Reduce places removed 0 places and 20 transitions.
Applied a total of 0 rules in 29 ms. Remains 844 /844 variables (removed 0) and now considering 1502/1542 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4903 ms. Remains : 844/844 places, 1502/1652 transitions.
Deduced a syphon composed of 22 places in 5 ms
Reduce places removed 22 places and 0 transitions.
Support contains 651 out of 822 places after structural reductions.
[2023-03-15 05:32:59] [INFO ] Flatten gal took : 260 ms
[2023-03-15 05:32:59] [INFO ] Flatten gal took : 109 ms
[2023-03-15 05:32:59] [INFO ] Input system was already deterministic with 1502 transitions.
Support contains 631 out of 822 places (down from 651) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 523 ms. (steps per millisecond=19 ) properties (out of 81) seen :65
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 16) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 15) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 14) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 13) seen :0
Running SMT prover for 13 properties.
[2023-03-15 05:33:00] [INFO ] Flow matrix only has 1482 transitions (discarded 20 similar events)
// Phase 1: matrix 1482 rows 822 cols
[2023-03-15 05:33:00] [INFO ] Computed 58 place invariants in 21 ms
[2023-03-15 05:33:01] [INFO ] [Real]Absence check using 14 positive place invariants in 8 ms returned sat
[2023-03-15 05:33:01] [INFO ] [Real]Absence check using 14 positive and 44 generalized place invariants in 47 ms returned sat
[2023-03-15 05:33:04] [INFO ] After 3730ms SMT Verify possible using all constraints in real domain returned unsat :10 sat :0 real:3
[2023-03-15 05:33:04] [INFO ] [Nat]Absence check using 14 positive place invariants in 7 ms returned sat
[2023-03-15 05:33:04] [INFO ] [Nat]Absence check using 14 positive and 44 generalized place invariants in 44 ms returned sat
[2023-03-15 05:33:09] [INFO ] After 4829ms SMT Verify possible using state equation in natural domain returned unsat :10 sat :3
[2023-03-15 05:33:09] [INFO ] State equation strengthened by 120 read => feed constraints.
[2023-03-15 05:33:12] [INFO ] After 2565ms SMT Verify possible using 120 Read/Feed constraints in natural domain returned unsat :10 sat :3
[2023-03-15 05:33:12] [INFO ] Deduced a trap composed of 36 places in 318 ms of which 5 ms to minimize.
[2023-03-15 05:33:13] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 427 ms
[2023-03-15 05:33:13] [INFO ] After 4092ms SMT Verify possible using trap constraints in natural domain returned unsat :10 sat :3
Attempting to minimize the solution found.
Minimization took 2509 ms.
[2023-03-15 05:33:16] [INFO ] After 11676ms SMT Verify possible using all constraints in natural domain returned unsat :10 sat :3
Fused 13 Parikh solutions to 3 different solutions.
Parikh walk visited 0 properties in 12 ms.
Support contains 8 out of 822 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Drop transitions removed 90 transitions
Trivial Post-agglo rules discarded 90 transitions
Performed 90 trivial Post agglomeration. Transition count delta: 90
Iterating post reduction 0 with 92 rules applied. Total rules applied 92 place count 820 transition count 1412
Reduce places removed 90 places and 0 transitions.
Iterating post reduction 1 with 90 rules applied. Total rules applied 182 place count 730 transition count 1412
Performed 99 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 99 Pre rules applied. Total rules applied 182 place count 730 transition count 1313
Deduced a syphon composed of 99 places in 3 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 2 with 198 rules applied. Total rules applied 380 place count 631 transition count 1313
Performed 80 Post agglomeration using F-continuation condition.Transition count delta: 80
Deduced a syphon composed of 80 places in 2 ms
Reduce places removed 80 places and 0 transitions.
Iterating global reduction 2 with 160 rules applied. Total rules applied 540 place count 551 transition count 1233
Free-agglomeration rule (complex) applied 20 times.
Iterating global reduction 2 with 20 rules applied. Total rules applied 560 place count 551 transition count 1213
Reduce places removed 20 places and 0 transitions.
Iterating post reduction 2 with 20 rules applied. Total rules applied 580 place count 531 transition count 1213
Applied a total of 580 rules in 215 ms. Remains 531 /822 variables (removed 291) and now considering 1213/1502 (removed 289) transitions.
[2023-03-15 05:33:16] [INFO ] Flow matrix only has 1193 transitions (discarded 20 similar events)
// Phase 1: matrix 1193 rows 531 cols
[2023-03-15 05:33:16] [INFO ] Computed 56 place invariants in 17 ms
[2023-03-15 05:33:17] [INFO ] Dead Transitions using invariants and state equation in 1090 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1306 ms. Remains : 531/822 places, 1213/1502 transitions.
Incomplete random walk after 10000 steps, including 4 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 3) seen :2
Finished Best-First random walk after 348 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=174 )
Successfully simplified 10 atomic propositions for a total of 16 simplifications.
[2023-03-15 05:33:17] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-15 05:33:17] [INFO ] Flatten gal took : 89 ms
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-15 05:33:17] [INFO ] Flatten gal took : 69 ms
[2023-03-15 05:33:18] [INFO ] Input system was already deterministic with 1502 transitions.
Support contains 588 out of 822 places (down from 589) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Drop transitions removed 80 transitions
Trivial Post-agglo rules discarded 80 transitions
Performed 80 trivial Post agglomeration. Transition count delta: 80
Iterating post reduction 0 with 80 rules applied. Total rules applied 80 place count 820 transition count 1422
Reduce places removed 80 places and 0 transitions.
Iterating post reduction 1 with 80 rules applied. Total rules applied 160 place count 740 transition count 1422
Performed 100 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 100 Pre rules applied. Total rules applied 160 place count 740 transition count 1322
Deduced a syphon composed of 100 places in 2 ms
Reduce places removed 100 places and 0 transitions.
Iterating global reduction 2 with 200 rules applied. Total rules applied 360 place count 640 transition count 1322
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 8 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 480 place count 580 transition count 1262
Applied a total of 480 rules in 106 ms. Remains 580 /822 variables (removed 242) and now considering 1262/1502 (removed 240) transitions.
[2023-03-15 05:33:18] [INFO ] Flow matrix only has 1242 transitions (discarded 20 similar events)
// Phase 1: matrix 1242 rows 580 cols
[2023-03-15 05:33:18] [INFO ] Computed 56 place invariants in 15 ms
[2023-03-15 05:33:19] [INFO ] Dead Transitions using invariants and state equation in 1148 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1256 ms. Remains : 580/822 places, 1262/1502 transitions.
[2023-03-15 05:33:19] [INFO ] Flatten gal took : 42 ms
[2023-03-15 05:33:19] [INFO ] Flatten gal took : 46 ms
[2023-03-15 05:33:19] [INFO ] Input system was already deterministic with 1262 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 12 place count 810 transition count 1492
Iterating global reduction 1 with 10 rules applied. Total rules applied 22 place count 810 transition count 1492
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 32 place count 800 transition count 1482
Iterating global reduction 1 with 10 rules applied. Total rules applied 42 place count 800 transition count 1482
Applied a total of 42 rules in 107 ms. Remains 800 /822 variables (removed 22) and now considering 1482/1502 (removed 20) transitions.
[2023-03-15 05:33:19] [INFO ] Flow matrix only has 1462 transitions (discarded 20 similar events)
// Phase 1: matrix 1462 rows 800 cols
[2023-03-15 05:33:19] [INFO ] Computed 56 place invariants in 30 ms
[2023-03-15 05:33:21] [INFO ] Dead Transitions using invariants and state equation in 2071 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2185 ms. Remains : 800/822 places, 1482/1502 transitions.
[2023-03-15 05:33:21] [INFO ] Flatten gal took : 47 ms
[2023-03-15 05:33:21] [INFO ] Flatten gal took : 48 ms
[2023-03-15 05:33:22] [INFO ] Input system was already deterministic with 1482 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Drop transitions removed 70 transitions
Trivial Post-agglo rules discarded 70 transitions
Performed 70 trivial Post agglomeration. Transition count delta: 70
Iterating post reduction 0 with 70 rules applied. Total rules applied 70 place count 820 transition count 1432
Reduce places removed 70 places and 0 transitions.
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Iterating post reduction 1 with 80 rules applied. Total rules applied 150 place count 750 transition count 1422
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 160 place count 740 transition count 1422
Performed 100 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 100 Pre rules applied. Total rules applied 160 place count 740 transition count 1322
Deduced a syphon composed of 100 places in 1 ms
Reduce places removed 100 places and 0 transitions.
Iterating global reduction 3 with 200 rules applied. Total rules applied 360 place count 640 transition count 1322
Performed 70 Post agglomeration using F-continuation condition.Transition count delta: 70
Deduced a syphon composed of 70 places in 0 ms
Reduce places removed 70 places and 0 transitions.
Iterating global reduction 3 with 140 rules applied. Total rules applied 500 place count 570 transition count 1252
Applied a total of 500 rules in 94 ms. Remains 570 /822 variables (removed 252) and now considering 1252/1502 (removed 250) transitions.
[2023-03-15 05:33:22] [INFO ] Flow matrix only has 1232 transitions (discarded 20 similar events)
// Phase 1: matrix 1232 rows 570 cols
[2023-03-15 05:33:22] [INFO ] Computed 56 place invariants in 16 ms
[2023-03-15 05:33:23] [INFO ] Dead Transitions using invariants and state equation in 1042 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1137 ms. Remains : 570/822 places, 1252/1502 transitions.
[2023-03-15 05:33:23] [INFO ] Flatten gal took : 39 ms
[2023-03-15 05:33:23] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:33:23] [INFO ] Input system was already deterministic with 1252 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 822 transition count 1492
Reduce places removed 10 places and 0 transitions.
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Iterating post reduction 1 with 30 rules applied. Total rules applied 40 place count 812 transition count 1472
Reduce places removed 20 places and 0 transitions.
Iterating post reduction 2 with 20 rules applied. Total rules applied 60 place count 792 transition count 1472
Performed 90 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 90 Pre rules applied. Total rules applied 60 place count 792 transition count 1382
Deduced a syphon composed of 90 places in 3 ms
Reduce places removed 90 places and 0 transitions.
Iterating global reduction 3 with 180 rules applied. Total rules applied 240 place count 702 transition count 1382
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 2 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 260 place count 692 transition count 1372
Applied a total of 260 rules in 78 ms. Remains 692 /822 variables (removed 130) and now considering 1372/1502 (removed 130) transitions.
[2023-03-15 05:33:23] [INFO ] Flow matrix only has 1352 transitions (discarded 20 similar events)
// Phase 1: matrix 1352 rows 692 cols
[2023-03-15 05:33:23] [INFO ] Computed 58 place invariants in 17 ms
[2023-03-15 05:33:24] [INFO ] Dead Transitions using invariants and state equation in 1318 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1399 ms. Remains : 692/822 places, 1372/1502 transitions.
[2023-03-15 05:33:24] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:33:24] [INFO ] Flatten gal took : 45 ms
[2023-03-15 05:33:24] [INFO ] Input system was already deterministic with 1372 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Applied a total of 2 rules in 16 ms. Remains 820 /822 variables (removed 2) and now considering 1502/1502 (removed 0) transitions.
[2023-03-15 05:33:24] [INFO ] Flow matrix only has 1482 transitions (discarded 20 similar events)
// Phase 1: matrix 1482 rows 820 cols
[2023-03-15 05:33:25] [INFO ] Computed 56 place invariants in 25 ms
[2023-03-15 05:33:26] [INFO ] Dead Transitions using invariants and state equation in 1910 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1928 ms. Remains : 820/822 places, 1502/1502 transitions.
[2023-03-15 05:33:26] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:33:26] [INFO ] Flatten gal took : 42 ms
[2023-03-15 05:33:27] [INFO ] Input system was already deterministic with 1502 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 12 place count 810 transition count 1492
Iterating global reduction 1 with 10 rules applied. Total rules applied 22 place count 810 transition count 1492
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 32 place count 800 transition count 1482
Iterating global reduction 1 with 10 rules applied. Total rules applied 42 place count 800 transition count 1482
Applied a total of 42 rules in 39 ms. Remains 800 /822 variables (removed 22) and now considering 1482/1502 (removed 20) transitions.
[2023-03-15 05:33:27] [INFO ] Flow matrix only has 1462 transitions (discarded 20 similar events)
// Phase 1: matrix 1462 rows 800 cols
[2023-03-15 05:33:27] [INFO ] Computed 56 place invariants in 38 ms
[2023-03-15 05:33:29] [INFO ] Dead Transitions using invariants and state equation in 1936 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1977 ms. Remains : 800/822 places, 1482/1502 transitions.
[2023-03-15 05:33:29] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:33:29] [INFO ] Flatten gal took : 44 ms
[2023-03-15 05:33:29] [INFO ] Input system was already deterministic with 1482 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Applied a total of 2 rules in 13 ms. Remains 820 /822 variables (removed 2) and now considering 1502/1502 (removed 0) transitions.
[2023-03-15 05:33:29] [INFO ] Flow matrix only has 1482 transitions (discarded 20 similar events)
// Phase 1: matrix 1482 rows 820 cols
[2023-03-15 05:33:29] [INFO ] Computed 56 place invariants in 17 ms
[2023-03-15 05:33:31] [INFO ] Dead Transitions using invariants and state equation in 1942 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1956 ms. Remains : 820/822 places, 1502/1502 transitions.
[2023-03-15 05:33:31] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:33:31] [INFO ] Flatten gal took : 42 ms
[2023-03-15 05:33:31] [INFO ] Input system was already deterministic with 1502 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 12 place count 810 transition count 1492
Iterating global reduction 1 with 10 rules applied. Total rules applied 22 place count 810 transition count 1492
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 32 place count 800 transition count 1482
Iterating global reduction 1 with 10 rules applied. Total rules applied 42 place count 800 transition count 1482
Applied a total of 42 rules in 58 ms. Remains 800 /822 variables (removed 22) and now considering 1482/1502 (removed 20) transitions.
[2023-03-15 05:33:31] [INFO ] Flow matrix only has 1462 transitions (discarded 20 similar events)
// Phase 1: matrix 1462 rows 800 cols
[2023-03-15 05:33:31] [INFO ] Computed 56 place invariants in 17 ms
[2023-03-15 05:33:33] [INFO ] Dead Transitions using invariants and state equation in 1896 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1955 ms. Remains : 800/822 places, 1482/1502 transitions.
[2023-03-15 05:33:33] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:33:33] [INFO ] Flatten gal took : 43 ms
[2023-03-15 05:33:33] [INFO ] Input system was already deterministic with 1482 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 12 place count 810 transition count 1492
Iterating global reduction 1 with 10 rules applied. Total rules applied 22 place count 810 transition count 1492
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 32 place count 800 transition count 1482
Iterating global reduction 1 with 10 rules applied. Total rules applied 42 place count 800 transition count 1482
Applied a total of 42 rules in 39 ms. Remains 800 /822 variables (removed 22) and now considering 1482/1502 (removed 20) transitions.
[2023-03-15 05:33:33] [INFO ] Flow matrix only has 1462 transitions (discarded 20 similar events)
[2023-03-15 05:33:33] [INFO ] Invariant cache hit.
[2023-03-15 05:33:35] [INFO ] Dead Transitions using invariants and state equation in 1776 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1819 ms. Remains : 800/822 places, 1482/1502 transitions.
[2023-03-15 05:33:35] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:33:35] [INFO ] Flatten gal took : 45 ms
[2023-03-15 05:33:35] [INFO ] Input system was already deterministic with 1482 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 12 place count 810 transition count 1492
Iterating global reduction 1 with 10 rules applied. Total rules applied 22 place count 810 transition count 1492
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 32 place count 800 transition count 1482
Iterating global reduction 1 with 10 rules applied. Total rules applied 42 place count 800 transition count 1482
Applied a total of 42 rules in 32 ms. Remains 800 /822 variables (removed 22) and now considering 1482/1502 (removed 20) transitions.
[2023-03-15 05:33:35] [INFO ] Flow matrix only has 1462 transitions (discarded 20 similar events)
[2023-03-15 05:33:35] [INFO ] Invariant cache hit.
[2023-03-15 05:33:37] [INFO ] Dead Transitions using invariants and state equation in 1853 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1885 ms. Remains : 800/822 places, 1482/1502 transitions.
[2023-03-15 05:33:37] [INFO ] Flatten gal took : 39 ms
[2023-03-15 05:33:37] [INFO ] Flatten gal took : 41 ms
[2023-03-15 05:33:37] [INFO ] Input system was already deterministic with 1482 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 12 place count 810 transition count 1492
Iterating global reduction 1 with 10 rules applied. Total rules applied 22 place count 810 transition count 1492
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 32 place count 800 transition count 1482
Iterating global reduction 1 with 10 rules applied. Total rules applied 42 place count 800 transition count 1482
Applied a total of 42 rules in 30 ms. Remains 800 /822 variables (removed 22) and now considering 1482/1502 (removed 20) transitions.
[2023-03-15 05:33:37] [INFO ] Flow matrix only has 1462 transitions (discarded 20 similar events)
[2023-03-15 05:33:37] [INFO ] Invariant cache hit.
[2023-03-15 05:33:39] [INFO ] Dead Transitions using invariants and state equation in 1861 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1892 ms. Remains : 800/822 places, 1482/1502 transitions.
[2023-03-15 05:33:39] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:33:39] [INFO ] Flatten gal took : 54 ms
[2023-03-15 05:33:39] [INFO ] Input system was already deterministic with 1482 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 12 place count 810 transition count 1492
Iterating global reduction 1 with 10 rules applied. Total rules applied 22 place count 810 transition count 1492
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 32 place count 800 transition count 1482
Iterating global reduction 1 with 10 rules applied. Total rules applied 42 place count 800 transition count 1482
Applied a total of 42 rules in 30 ms. Remains 800 /822 variables (removed 22) and now considering 1482/1502 (removed 20) transitions.
[2023-03-15 05:33:39] [INFO ] Flow matrix only has 1462 transitions (discarded 20 similar events)
[2023-03-15 05:33:39] [INFO ] Invariant cache hit.
[2023-03-15 05:33:41] [INFO ] Dead Transitions using invariants and state equation in 1856 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1887 ms. Remains : 800/822 places, 1482/1502 transitions.
[2023-03-15 05:33:41] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:33:41] [INFO ] Flatten gal took : 42 ms
[2023-03-15 05:33:41] [INFO ] Input system was already deterministic with 1482 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Drop transitions removed 90 transitions
Trivial Post-agglo rules discarded 90 transitions
Performed 90 trivial Post agglomeration. Transition count delta: 90
Iterating post reduction 0 with 90 rules applied. Total rules applied 90 place count 820 transition count 1412
Reduce places removed 90 places and 0 transitions.
Iterating post reduction 1 with 90 rules applied. Total rules applied 180 place count 730 transition count 1412
Performed 99 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 99 Pre rules applied. Total rules applied 180 place count 730 transition count 1313
Deduced a syphon composed of 99 places in 1 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 2 with 198 rules applied. Total rules applied 378 place count 631 transition count 1313
Performed 80 Post agglomeration using F-continuation condition.Transition count delta: 80
Deduced a syphon composed of 80 places in 1 ms
Reduce places removed 80 places and 0 transitions.
Iterating global reduction 2 with 160 rules applied. Total rules applied 538 place count 551 transition count 1233
Applied a total of 538 rules in 62 ms. Remains 551 /822 variables (removed 271) and now considering 1233/1502 (removed 269) transitions.
[2023-03-15 05:33:41] [INFO ] Flow matrix only has 1213 transitions (discarded 20 similar events)
// Phase 1: matrix 1213 rows 551 cols
[2023-03-15 05:33:41] [INFO ] Computed 56 place invariants in 23 ms
[2023-03-15 05:33:42] [INFO ] Dead Transitions using invariants and state equation in 974 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1037 ms. Remains : 551/822 places, 1233/1502 transitions.
[2023-03-15 05:33:42] [INFO ] Flatten gal took : 34 ms
[2023-03-15 05:33:42] [INFO ] Flatten gal took : 35 ms
[2023-03-15 05:33:42] [INFO ] Input system was already deterministic with 1233 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Drop transitions removed 90 transitions
Trivial Post-agglo rules discarded 90 transitions
Performed 90 trivial Post agglomeration. Transition count delta: 90
Iterating post reduction 0 with 90 rules applied. Total rules applied 90 place count 820 transition count 1412
Reduce places removed 90 places and 0 transitions.
Iterating post reduction 1 with 90 rules applied. Total rules applied 180 place count 730 transition count 1412
Performed 98 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 98 Pre rules applied. Total rules applied 180 place count 730 transition count 1314
Deduced a syphon composed of 98 places in 1 ms
Reduce places removed 98 places and 0 transitions.
Iterating global reduction 2 with 196 rules applied. Total rules applied 376 place count 632 transition count 1314
Performed 80 Post agglomeration using F-continuation condition.Transition count delta: 80
Deduced a syphon composed of 80 places in 0 ms
Reduce places removed 80 places and 0 transitions.
Iterating global reduction 2 with 160 rules applied. Total rules applied 536 place count 552 transition count 1234
Applied a total of 536 rules in 61 ms. Remains 552 /822 variables (removed 270) and now considering 1234/1502 (removed 268) transitions.
[2023-03-15 05:33:43] [INFO ] Flow matrix only has 1214 transitions (discarded 20 similar events)
// Phase 1: matrix 1214 rows 552 cols
[2023-03-15 05:33:43] [INFO ] Computed 56 place invariants in 19 ms
[2023-03-15 05:33:44] [INFO ] Dead Transitions using invariants and state equation in 958 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1020 ms. Remains : 552/822 places, 1234/1502 transitions.
[2023-03-15 05:33:44] [INFO ] Flatten gal took : 33 ms
[2023-03-15 05:33:44] [INFO ] Flatten gal took : 34 ms
[2023-03-15 05:33:44] [INFO ] Input system was already deterministic with 1234 transitions.
Starting structural reductions in LTL mode, iteration 0 : 822/822 places, 1502/1502 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 820 transition count 1502
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 11 place count 811 transition count 1493
Iterating global reduction 1 with 9 rules applied. Total rules applied 20 place count 811 transition count 1493
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 29 place count 802 transition count 1484
Iterating global reduction 1 with 9 rules applied. Total rules applied 38 place count 802 transition count 1484
Applied a total of 38 rules in 30 ms. Remains 802 /822 variables (removed 20) and now considering 1484/1502 (removed 18) transitions.
[2023-03-15 05:33:44] [INFO ] Flow matrix only has 1464 transitions (discarded 20 similar events)
// Phase 1: matrix 1464 rows 802 cols
[2023-03-15 05:33:44] [INFO ] Computed 56 place invariants in 23 ms
[2023-03-15 05:33:46] [INFO ] Dead Transitions using invariants and state equation in 1829 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1860 ms. Remains : 802/822 places, 1484/1502 transitions.
[2023-03-15 05:33:46] [INFO ] Flatten gal took : 51 ms
[2023-03-15 05:33:46] [INFO ] Flatten gal took : 39 ms
[2023-03-15 05:33:46] [INFO ] Input system was already deterministic with 1484 transitions.
[2023-03-15 05:33:46] [INFO ] Flatten gal took : 47 ms
[2023-03-15 05:33:46] [INFO ] Flatten gal took : 49 ms
[2023-03-15 05:33:46] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 17 ms.
[2023-03-15 05:33:46] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 822 places, 1502 transitions and 6412 arcs took 8 ms.
Total runtime 52958 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PolyORBLF-PT-S02J06T10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S02J06T10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678858672463
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-PT-S02J06T10-CTLFireability-03
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 68 (type SKEL/SRCH) for 32 PolyORBLF-PT-S02J06T10-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 66 (type SKEL/FNDP) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/EQUN) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 10 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-03
lola: result : false
lola: markings : 699
lola: fired transitions : 1474
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 69 (type SKEL/SRCH) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for PolyORBLF-PT-S02J06T10-CTLFireability-08
lola: result : true
lola: markings : 214
lola: fired transitions : 213
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type SKEL/SRCH) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 70 (type SKEL/SRCH) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : unknown
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/376/CTLFireability-67.sara.
lola: FINISHED task # 69 (type SKEL/SRCH) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : true
lola: markings : 2400
lola: fired transitions : 2680
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 66 (type FNDP) for PolyORBLF-PT-S02J06T10-CTLFireability-14 (obsolete)
lola: CANCELED task # 67 (type EQUN) for PolyORBLF-PT-S02J06T10-CTLFireability-14 (obsolete)
lola: FINISHED task # 67 (type SKEL/EQUN) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : unknown
lola: FINISHED task # 66 (type SKEL/FNDP) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : unknown
lola: fired transitions : 216
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 76 (type EXCL) for 6 PolyORBLF-PT-S02J06T10-CTLFireability-02
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 72 (type SKEL/FNDP) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SKEL/EQUN) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/SRCH) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 74 (type SKEL/SRCH) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : true
lola: markings : 199
lola: fired transitions : 198
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 72 (type FNDP) for PolyORBLF-PT-S02J06T10-CTLFireability-14 (obsolete)
lola: CANCELED task # 73 (type EQUN) for PolyORBLF-PT-S02J06T10-CTLFireability-14 (obsolete)
lola: LAUNCH task # 79 (type FNDP) for 3 PolyORBLF-PT-S02J06T10-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type SKEL/FNDP) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : true
lola: fired transitions : 197
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/376/CTLFireability-73.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: FINISHED task # 79 (type FNDP) for PolyORBLF-PT-S02J06T10-CTLFireability-01
lola: result : true
lola: fired transitions : 531
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 82 (type FNDP) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type EQUN) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SRCH) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 85 (type SRCH) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : unknown
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 86 (type FNDP) for 55 PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type FNDP) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : true
lola: fired transitions : 162
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 83 (type EQUN) for PolyORBLF-PT-S02J06T10-CTLFireability-14 (obsolete)
lola: CANCELED task # 86 (type FNDP) for PolyORBLF-PT-S02J06T10-CTLFireability-14 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 86 (type FNDP) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : true
lola: fired transitions : 25
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
sara: try reading problem file /home/mcc/execution/376/CTLFireability-83.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 73 (type SKEL/EQUN) for PolyORBLF-PT-S02J06T10-CTLFireability-14
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
76 AGEF EXCL 3/223 5/32 PolyORBLF-PT-S02J06T10-CTLFireability-02 542919 m, 108583 m/sec, 619310 t fired, .
Time elapsed: 23 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
76 AGEF EXCL 8/223 12/32 PolyORBLF-PT-S02J06T10-CTLFireability-02 1336055 m, 158627 m/sec, 1575684 t fired, .
Time elapsed: 28 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
76 AGEF EXCL 13/223 19/32 PolyORBLF-PT-S02J06T10-CTLFireability-02 2097620 m, 152313 m/sec, 2517963 t fired, .
Time elapsed: 33 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
76 AGEF EXCL 18/223 25/32 PolyORBLF-PT-S02J06T10-CTLFireability-02 2839140 m, 148304 m/sec, 3443019 t fired, .
Time elapsed: 38 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
76 AGEF EXCL 23/223 31/32 PolyORBLF-PT-S02J06T10-CTLFireability-02 3552467 m, 142665 m/sec, 4345010 t fired, .
Time elapsed: 43 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 76 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 48 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 80 (type EXCL) for 38 PolyORBLF-PT-S02J06T10-CTLFireability-10
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 80 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-10
lola: result : true
lola: markings : 1196
lola: fired transitions : 1200
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 62 PolyORBLF-PT-S02J06T10-CTLFireability-15
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 5/253 3/32 PolyORBLF-PT-S02J06T10-CTLFireability-15 206184 m, 41236 m/sec, 846662 t fired, .
Time elapsed: 53 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 10/253 6/32 PolyORBLF-PT-S02J06T10-CTLFireability-15 414853 m, 41733 m/sec, 1696266 t fired, .
Time elapsed: 58 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 15/253 8/32 PolyORBLF-PT-S02J06T10-CTLFireability-15 621211 m, 41271 m/sec, 2541537 t fired, .
Time elapsed: 63 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 20/253 11/32 PolyORBLF-PT-S02J06T10-CTLFireability-15 826338 m, 41025 m/sec, 3381125 t fired, .
Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 25/253 11/32 PolyORBLF-PT-S02J06T10-CTLFireability-15 828629 m, 458 m/sec, 4038370 t fired, .
Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 63 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-15
lola: result : true
lola: markings : 828629
lola: fired transitions : 4159749
lola: time used : 26.000000
lola: memory pages used : 11
lola: LAUNCH task # 50 (type EXCL) for 45 PolyORBLF-PT-S02J06T10-CTLFireability-12
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-12
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 45 PolyORBLF-PT-S02J06T10-CTLFireability-12
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-12
lola: result : true
lola: markings : 437445
lola: fired transitions : 467436
lola: time used : 4.000000
lola: memory pages used : 6
lola: LAUNCH task # 36 (type EXCL) for 35 PolyORBLF-PT-S02J06T10-CTLFireability-09
lola: time limit : 320 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-09
lola: result : true
lola: markings : 2768
lola: fired transitions : 9624
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 PolyORBLF-PT-S02J06T10-CTLFireability-08
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 EXEF EXCL 0/352 1/32 PolyORBLF-PT-S02J06T10-CTLFireability-08 9315 m, 1863 m/sec, 9671 t fired, .
Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 33 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-08
lola: result : true
lola: markings : 22765
lola: fired transitions : 24113
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 PolyORBLF-PT-S02J06T10-CTLFireability-07
lola: time limit : 391 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 4/391 5/32 PolyORBLF-PT-S02J06T10-CTLFireability-07 346899 m, 69379 m/sec, 728287 t fired, .
Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 9/391 9/32 PolyORBLF-PT-S02J06T10-CTLFireability-07 731604 m, 76941 m/sec, 1545369 t fired, .
Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 14/391 14/32 PolyORBLF-PT-S02J06T10-CTLFireability-07 1101894 m, 74058 m/sec, 2343008 t fired, .
Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 19/391 18/32 PolyORBLF-PT-S02J06T10-CTLFireability-07 1472330 m, 74087 m/sec, 3139988 t fired, .
Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 24/391 22/32 PolyORBLF-PT-S02J06T10-CTLFireability-07 1838060 m, 73146 m/sec, 3930655 t fired, .
Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 29/391 26/32 PolyORBLF-PT-S02J06T10-CTLFireability-07 2202521 m, 72892 m/sec, 4718715 t fired, .
Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 34/391 30/32 PolyORBLF-PT-S02J06T10-CTLFireability-07 2565858 m, 72667 m/sec, 5507806 t fired, .
Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 30 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 27 (type EXCL) for 26 PolyORBLF-PT-S02J06T10-CTLFireability-06
lola: time limit : 435 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/435 6/32 PolyORBLF-PT-S02J06T10-CTLFireability-06 423192 m, 84638 m/sec, 881247 t fired, .
Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/435 11/32 PolyORBLF-PT-S02J06T10-CTLFireability-06 830225 m, 81406 m/sec, 1739863 t fired, .
Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/435 15/32 PolyORBLF-PT-S02J06T10-CTLFireability-06 1222533 m, 78461 m/sec, 2576532 t fired, .
Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 20/435 20/32 PolyORBLF-PT-S02J06T10-CTLFireability-06 1615724 m, 78638 m/sec, 3412225 t fired, .
Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 25/435 24/32 PolyORBLF-PT-S02J06T10-CTLFireability-06 2006031 m, 78061 m/sec, 4243158 t fired, .
Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 30/435 28/32 PolyORBLF-PT-S02J06T10-CTLFireability-06 2396365 m, 78066 m/sec, 5071874 t fired, .
Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 27 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 24 (type EXCL) for 15 PolyORBLF-PT-S02J06T10-CTLFireability-05
lola: time limit : 492 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/492 4/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 298091 m, 59618 m/sec, 946947 t fired, .
Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/492 8/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 581415 m, 56664 m/sec, 1867941 t fired, .
Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/492 11/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 859653 m, 55647 m/sec, 2778415 t fired, .
Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/492 14/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 1133259 m, 54721 m/sec, 3671525 t fired, .
Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/492 17/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 1403040 m, 53956 m/sec, 4558505 t fired, .
Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/492 20/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 1672679 m, 53927 m/sec, 5454727 t fired, .
Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/492 23/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 1947173 m, 54898 m/sec, 6375113 t fired, .
Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/492 26/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 2219595 m, 54484 m/sec, 7291953 t fired, .
Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 45/492 29/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 2494175 m, 54916 m/sec, 8212593 t fired, .
Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 50/492 32/32 PolyORBLF-PT-S02J06T10-CTLFireability-05 2769541 m, 55073 m/sec, 9126611 t fired, .
Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 24 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 15 PolyORBLF-PT-S02J06T10-CTLFireability-05
lola: time limit : 565 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-05
lola: result : false
lola: markings : 17
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-PT-S02J06T10-CTLFireability-04
lola: time limit : 848 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-04
lola: result : true
lola: markings : 67787
lola: fired transitions : 115374
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 81 (type EXCL) for 38 PolyORBLF-PT-S02J06T10-CTLFireability-10
lola: time limit : 1130 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 LTL EXCL 4/1130 1/32 PolyORBLF-PT-S02J06T10-CTLFireability-10 50751 m, 10150 m/sec, 54388 t fired, .
Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 LTL EXCL 9/1130 2/32 PolyORBLF-PT-S02J06T10-CTLFireability-10 109687 m, 11787 m/sec, 119470 t fired, .
Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 LTL EXCL 14/1130 3/32 PolyORBLF-PT-S02J06T10-CTLFireability-10 167710 m, 11604 m/sec, 184874 t fired, .
Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 LTL EXCL 19/1130 3/32 PolyORBLF-PT-S02J06T10-CTLFireability-10 222921 m, 11042 m/sec, 244784 t fired, .
Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 LTL EXCL 24/1130 4/32 PolyORBLF-PT-S02J06T10-CTLFireability-10 276211 m, 10658 m/sec, 303637 t fired, .
Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 LTL EXCL 29/1130 4/32 PolyORBLF-PT-S02J06T10-CTLFireability-10 329166 m, 10591 m/sec, 362878 t fired, .
Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ 0 0 0 0 4 0 1 1
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 LTL EXCL 34/1130 5/32 PolyORBLF-PT-S02J06T10-CTLFireability-10 381808 m, 10528 m/sec, 422668 t fired, .
Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 81 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-10
lola: result : false
lola: markings : 397516
lola: fired transitions : 440505
lola: time used : 36.000000
lola: memory pages used : 5
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S02J06T10-CTLFireability-00
lola: time limit : 1677 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-00
lola: result : false
lola: markings : 193
lola: fired transitions : 195
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 PolyORBLF-PT-S02J06T10-CTLFireability-13
lola: time limit : 3355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for PolyORBLF-PT-S02J06T10-CTLFireability-13
lola: result : false
lola: markings : 619
lola: fired transitions : 1239
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T10-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-01: AG NODL false findpath
PolyORBLF-PT-S02J06T10-CTLFireability-02: EFAG unknown AGGR
PolyORBLF-PT-S02J06T10-CTLFireability-03: AFAG false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-04: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-05: DISJ unknown DISJ
PolyORBLF-PT-S02J06T10-CTLFireability-06: CTL unknown AGGR
PolyORBLF-PT-S02J06T10-CTLFireability-07: CTL unknown AGGR
PolyORBLF-PT-S02J06T10-CTLFireability-08: EXEF true state space /EXEF
PolyORBLF-PT-S02J06T10-CTLFireability-09: CTL true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-10: DISJ false DISJ
PolyORBLF-PT-S02J06T10-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S02J06T10-CTLFireability-14: DISJ true findpath
PolyORBLF-PT-S02J06T10-CTLFireability-15: CTL true CTL model checker
Time elapsed: 245 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S02J06T10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PolyORBLF-PT-S02J06T10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873948000530"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S02J06T10.tgz
mv PolyORBLF-PT-S02J06T10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;