Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r295-tall-167873947900418.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PolyORBLF-COL-S04J06T06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873947900418
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 612K
-rw-r--r-- 1 mcc users 7.0K Feb 26 14:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 26 14:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Feb 26 14:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 14:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Feb 25 16:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 14:23 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 14:23 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 14:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 83K Feb 26 14:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 154K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-00
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-01
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-02
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-03
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-04
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-05
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-06
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-07
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-08
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-09
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-10
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-11
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-12
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-13
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-14
FORMULA_NAME PolyORBLF-COL-S04J06T06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678839794105

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-COL-S04J06T06
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-15 00:23:15] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-15 00:23:15] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-15 00:23:15] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-15 00:23:16] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-15 00:23:16] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 708 ms
[2023-03-15 00:23:16] [INFO ] Imported 81 HL places and 65 HL transitions for a total of 618 PT places and 3232.0 transition bindings in 20 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 12 ms.
[2023-03-15 00:23:16] [INFO ] Built PT skeleton of HLPN with 81 places and 65 transitions 254 arcs in 5 ms.
[2023-03-15 00:23:16] [INFO ] Skeletonized 15 HLPN properties in 2 ms. Removed 1 properties that had guard overlaps.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 12 properties that can be checked using skeleton over-approximation.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10000 steps, including 3 resets, run finished after 414 ms. (steps per millisecond=24 ) properties (out of 46) seen :41
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 151 ms. (steps per millisecond=66 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 105 ms. (steps per millisecond=95 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 96 ms. (steps per millisecond=104 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 89 ms. (steps per millisecond=112 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 116 ms. (steps per millisecond=86 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
[2023-03-15 00:23:17] [INFO ] Flow matrix only has 64 transitions (discarded 1 similar events)
// Phase 1: matrix 64 rows 81 cols
[2023-03-15 00:23:17] [INFO ] Computed 26 place invariants in 10 ms
[2023-03-15 00:23:17] [INFO ] [Real]Absence check using 11 positive place invariants in 16 ms returned sat
[2023-03-15 00:23:17] [INFO ] [Real]Absence check using 11 positive and 15 generalized place invariants in 9 ms returned sat
[2023-03-15 00:23:17] [INFO ] After 208ms SMT Verify possible using all constraints in real domain returned unsat :5 sat :0
Fused 5 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 5 atomic propositions for a total of 12 simplifications.
[2023-03-15 00:23:17] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-15 00:23:17] [INFO ] Flatten gal took : 61 ms
[2023-03-15 00:23:17] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA PolyORBLF-COL-S04J06T06-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PolyORBLF-COL-S04J06T06-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-15 00:23:17] [INFO ] Flatten gal took : 9 ms
Transition GoPerformWork forces synchronizations/join behavior on parameter j of sort Jobs
Transition T_2315 forces synchronizations/join behavior on parameter t of sort Threads
Transition T_0376 forces synchronizations/join behavior on parameter s of sort Sources
[2023-03-15 00:23:17] [INFO ] Unfolded HLPN to a Petri net with 618 places and 3190 transitions 21570 arcs in 108 ms.
[2023-03-15 00:23:17] [INFO ] Unfolded 14 HLPN properties in 2 ms.
[2023-03-15 00:23:17] [INFO ] Reduced 264 identical enabling conditions.
[2023-03-15 00:23:17] [INFO ] Reduced 264 identical enabling conditions.
[2023-03-15 00:23:17] [INFO ] Reduced 1326 identical enabling conditions.
Ensure Unique test removed 1626 transitions
Reduce redundant transitions removed 1626 transitions.
Support contains 563 out of 618 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 618/618 places, 1564/1564 transitions.
Applied a total of 0 rules in 55 ms. Remains 618 /618 variables (removed 0) and now considering 1564/1564 (removed 0) transitions.
[2023-03-15 00:23:17] [INFO ] Flow matrix only has 1540 transitions (discarded 24 similar events)
// Phase 1: matrix 1540 rows 618 cols
[2023-03-15 00:23:18] [INFO ] Computed 54 place invariants in 74 ms
[2023-03-15 00:23:19] [INFO ] Dead Transitions using invariants and state equation in 1053 ms found 324 transitions.
Found 324 dead transitions using SMT.
Drop transitions removed 324 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 324 transitions.
[2023-03-15 00:23:19] [INFO ] Flow matrix only has 1216 transitions (discarded 24 similar events)
// Phase 1: matrix 1216 rows 618 cols
[2023-03-15 00:23:19] [INFO ] Computed 54 place invariants in 48 ms
[2023-03-15 00:23:19] [INFO ] Implicit Places using invariants in 206 ms returned [484, 485, 486, 487, 488, 489]
Discarding 6 places :
Implicit Place search using SMT only with invariants took 210 ms to find 6 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 612/618 places, 1240/1564 transitions.
Applied a total of 0 rules in 8 ms. Remains 612 /612 variables (removed 0) and now considering 1240/1240 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1330 ms. Remains : 612/618 places, 1240/1564 transitions.
Support contains 563 out of 612 places after structural reductions.
[2023-03-15 00:23:19] [INFO ] Flatten gal took : 116 ms
[2023-03-15 00:23:19] [INFO ] Flatten gal took : 102 ms
[2023-03-15 00:23:20] [INFO ] Input system was already deterministic with 1240 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 245 ms. (steps per millisecond=40 ) properties (out of 60) seen :53
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 93 ms. (steps per millisecond=107 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 91 ms. (steps per millisecond=109 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 90 ms. (steps per millisecond=111 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 179 ms. (steps per millisecond=55 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
[2023-03-15 00:23:21] [INFO ] Flow matrix only has 1216 transitions (discarded 24 similar events)
// Phase 1: matrix 1216 rows 612 cols
[2023-03-15 00:23:21] [INFO ] Computed 48 place invariants in 34 ms
[2023-03-15 00:23:21] [INFO ] [Real]Absence check using 18 positive place invariants in 17 ms returned sat
[2023-03-15 00:23:21] [INFO ] [Real]Absence check using 18 positive and 30 generalized place invariants in 25 ms returned sat
[2023-03-15 00:23:21] [INFO ] After 383ms SMT Verify possible using all constraints in real domain returned unsat :6 sat :0
Fused 6 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 6 atomic propositions for a total of 14 simplifications.
[2023-03-15 00:23:21] [INFO ] Flatten gal took : 66 ms
[2023-03-15 00:23:21] [INFO ] Flatten gal took : 78 ms
[2023-03-15 00:23:22] [INFO ] Input system was already deterministic with 1240 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 608 transition count 1240
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 602 transition count 1234
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 602 transition count 1234
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 596 transition count 1228
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 596 transition count 1228
Applied a total of 28 rules in 62 ms. Remains 596 /612 variables (removed 16) and now considering 1228/1240 (removed 12) transitions.
[2023-03-15 00:23:22] [INFO ] Flow matrix only has 1204 transitions (discarded 24 similar events)
// Phase 1: matrix 1204 rows 596 cols
[2023-03-15 00:23:22] [INFO ] Computed 44 place invariants in 22 ms
[2023-03-15 00:23:23] [INFO ] Dead Transitions using invariants and state equation in 756 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 821 ms. Remains : 596/612 places, 1228/1240 transitions.
[2023-03-15 00:23:23] [INFO ] Flatten gal took : 42 ms
[2023-03-15 00:23:23] [INFO ] Flatten gal took : 48 ms
[2023-03-15 00:23:23] [INFO ] Input system was already deterministic with 1228 transitions.
Starting structural reductions in LTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 606 transition count 1234
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 606 transition count 1234
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 18 place count 600 transition count 1228
Iterating global reduction 0 with 6 rules applied. Total rules applied 24 place count 600 transition count 1228
Applied a total of 24 rules in 53 ms. Remains 600 /612 variables (removed 12) and now considering 1228/1240 (removed 12) transitions.
[2023-03-15 00:23:23] [INFO ] Flow matrix only has 1204 transitions (discarded 24 similar events)
// Phase 1: matrix 1204 rows 600 cols
[2023-03-15 00:23:23] [INFO ] Computed 48 place invariants in 48 ms
[2023-03-15 00:23:23] [INFO ] Dead Transitions using invariants and state equation in 654 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 709 ms. Remains : 600/612 places, 1228/1240 transitions.
[2023-03-15 00:23:24] [INFO ] Flatten gal took : 41 ms
[2023-03-15 00:23:24] [INFO ] Flatten gal took : 41 ms
[2023-03-15 00:23:24] [INFO ] Input system was already deterministic with 1228 transitions.
Starting structural reductions in LTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 606 transition count 1234
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 606 transition count 1234
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 18 place count 600 transition count 1228
Iterating global reduction 0 with 6 rules applied. Total rules applied 24 place count 600 transition count 1228
Applied a total of 24 rules in 33 ms. Remains 600 /612 variables (removed 12) and now considering 1228/1240 (removed 12) transitions.
[2023-03-15 00:23:24] [INFO ] Flow matrix only has 1204 transitions (discarded 24 similar events)
[2023-03-15 00:23:24] [INFO ] Invariant cache hit.
[2023-03-15 00:23:24] [INFO ] Dead Transitions using invariants and state equation in 638 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 673 ms. Remains : 600/612 places, 1228/1240 transitions.
[2023-03-15 00:23:24] [INFO ] Flatten gal took : 37 ms
[2023-03-15 00:23:24] [INFO ] Flatten gal took : 45 ms
[2023-03-15 00:23:25] [INFO ] Input system was already deterministic with 1228 transitions.
Starting structural reductions in LTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 608 transition count 1240
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 602 transition count 1234
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 602 transition count 1234
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 596 transition count 1228
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 596 transition count 1228
Applied a total of 28 rules in 39 ms. Remains 596 /612 variables (removed 16) and now considering 1228/1240 (removed 12) transitions.
[2023-03-15 00:23:25] [INFO ] Flow matrix only has 1204 transitions (discarded 24 similar events)
// Phase 1: matrix 1204 rows 596 cols
[2023-03-15 00:23:25] [INFO ] Computed 44 place invariants in 22 ms
[2023-03-15 00:23:25] [INFO ] Dead Transitions using invariants and state equation in 727 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 767 ms. Remains : 596/612 places, 1228/1240 transitions.
[2023-03-15 00:23:25] [INFO ] Flatten gal took : 36 ms
[2023-03-15 00:23:25] [INFO ] Flatten gal took : 39 ms
[2023-03-15 00:23:25] [INFO ] Input system was already deterministic with 1228 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 0 with 30 rules applied. Total rules applied 30 place count 608 transition count 1210
Reduce places removed 30 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 1 with 36 rules applied. Total rules applied 66 place count 578 transition count 1204
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 72 place count 572 transition count 1204
Performed 54 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 54 Pre rules applied. Total rules applied 72 place count 572 transition count 1150
Deduced a syphon composed of 54 places in 1 ms
Reduce places removed 54 places and 0 transitions.
Iterating global reduction 3 with 108 rules applied. Total rules applied 180 place count 518 transition count 1150
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 186 place count 512 transition count 1144
Iterating global reduction 3 with 6 rules applied. Total rules applied 192 place count 512 transition count 1144
Performed 54 Post agglomeration using F-continuation condition.Transition count delta: 54
Deduced a syphon composed of 54 places in 1 ms
Reduce places removed 54 places and 0 transitions.
Iterating global reduction 3 with 108 rules applied. Total rules applied 300 place count 458 transition count 1090
Applied a total of 300 rules in 142 ms. Remains 458 /612 variables (removed 154) and now considering 1090/1240 (removed 150) transitions.
[2023-03-15 00:23:26] [INFO ] Flow matrix only has 1066 transitions (discarded 24 similar events)
// Phase 1: matrix 1066 rows 458 cols
[2023-03-15 00:23:26] [INFO ] Computed 44 place invariants in 22 ms
[2023-03-15 00:23:26] [INFO ] Dead Transitions using invariants and state equation in 508 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 652 ms. Remains : 458/612 places, 1090/1240 transitions.
[2023-03-15 00:23:26] [INFO ] Flatten gal took : 34 ms
[2023-03-15 00:23:26] [INFO ] Flatten gal took : 35 ms
[2023-03-15 00:23:26] [INFO ] Input system was already deterministic with 1090 transitions.
Starting structural reductions in LTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 608 transition count 1240
Applied a total of 4 rules in 19 ms. Remains 608 /612 variables (removed 4) and now considering 1240/1240 (removed 0) transitions.
[2023-03-15 00:23:26] [INFO ] Flow matrix only has 1216 transitions (discarded 24 similar events)
// Phase 1: matrix 1216 rows 608 cols
[2023-03-15 00:23:26] [INFO ] Computed 44 place invariants in 20 ms
[2023-03-15 00:23:27] [INFO ] Dead Transitions using invariants and state equation in 564 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 584 ms. Remains : 608/612 places, 1240/1240 transitions.
[2023-03-15 00:23:27] [INFO ] Flatten gal took : 36 ms
[2023-03-15 00:23:27] [INFO ] Flatten gal took : 40 ms
[2023-03-15 00:23:27] [INFO ] Input system was already deterministic with 1240 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Drop transitions removed 24 transitions
Trivial Post-agglo rules discarded 24 transitions
Performed 24 trivial Post agglomeration. Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 24 place count 612 transition count 1216
Reduce places removed 24 places and 0 transitions.
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Iterating post reduction 1 with 36 rules applied. Total rules applied 60 place count 588 transition count 1204
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 72 place count 576 transition count 1204
Performed 78 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 78 Pre rules applied. Total rules applied 72 place count 576 transition count 1126
Deduced a syphon composed of 78 places in 3 ms
Reduce places removed 78 places and 0 transitions.
Iterating global reduction 3 with 156 rules applied. Total rules applied 228 place count 498 transition count 1126
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 234 place count 492 transition count 1120
Iterating global reduction 3 with 6 rules applied. Total rules applied 240 place count 492 transition count 1120
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 252 place count 486 transition count 1114
Applied a total of 252 rules in 67 ms. Remains 486 /612 variables (removed 126) and now considering 1114/1240 (removed 126) transitions.
[2023-03-15 00:23:27] [INFO ] Flow matrix only has 1090 transitions (discarded 24 similar events)
// Phase 1: matrix 1090 rows 486 cols
[2023-03-15 00:23:27] [INFO ] Computed 48 place invariants in 21 ms
[2023-03-15 00:23:28] [INFO ] Dead Transitions using invariants and state equation in 513 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 581 ms. Remains : 486/612 places, 1114/1240 transitions.
[2023-03-15 00:23:28] [INFO ] Flatten gal took : 33 ms
[2023-03-15 00:23:28] [INFO ] Flatten gal took : 35 ms
[2023-03-15 00:23:28] [INFO ] Input system was already deterministic with 1114 transitions.
Starting structural reductions in LTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 608 transition count 1240
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 602 transition count 1234
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 602 transition count 1234
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 596 transition count 1228
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 596 transition count 1228
Applied a total of 28 rules in 32 ms. Remains 596 /612 variables (removed 16) and now considering 1228/1240 (removed 12) transitions.
[2023-03-15 00:23:28] [INFO ] Flow matrix only has 1204 transitions (discarded 24 similar events)
// Phase 1: matrix 1204 rows 596 cols
[2023-03-15 00:23:28] [INFO ] Computed 44 place invariants in 21 ms
[2023-03-15 00:23:28] [INFO ] Dead Transitions using invariants and state equation in 546 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 579 ms. Remains : 596/612 places, 1228/1240 transitions.
[2023-03-15 00:23:28] [INFO ] Flatten gal took : 34 ms
[2023-03-15 00:23:28] [INFO ] Flatten gal took : 37 ms
[2023-03-15 00:23:28] [INFO ] Input system was already deterministic with 1228 transitions.
Starting structural reductions in LTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 608 transition count 1240
Applied a total of 4 rules in 7 ms. Remains 608 /612 variables (removed 4) and now considering 1240/1240 (removed 0) transitions.
[2023-03-15 00:23:29] [INFO ] Flow matrix only has 1216 transitions (discarded 24 similar events)
// Phase 1: matrix 1216 rows 608 cols
[2023-03-15 00:23:29] [INFO ] Computed 44 place invariants in 20 ms
[2023-03-15 00:23:29] [INFO ] Dead Transitions using invariants and state equation in 532 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 540 ms. Remains : 608/612 places, 1240/1240 transitions.
[2023-03-15 00:23:29] [INFO ] Flatten gal took : 43 ms
[2023-03-15 00:23:29] [INFO ] Flatten gal took : 40 ms
[2023-03-15 00:23:29] [INFO ] Input system was already deterministic with 1240 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 48 rules applied. Total rules applied 48 place count 608 transition count 1192
Reduce places removed 48 places and 0 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 96 place count 560 transition count 1192
Performed 72 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 72 Pre rules applied. Total rules applied 96 place count 560 transition count 1120
Deduced a syphon composed of 72 places in 1 ms
Reduce places removed 72 places and 0 transitions.
Iterating global reduction 2 with 144 rules applied. Total rules applied 240 place count 488 transition count 1120
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 246 place count 482 transition count 1114
Iterating global reduction 2 with 6 rules applied. Total rules applied 252 place count 482 transition count 1114
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 2 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 372 place count 422 transition count 1054
Applied a total of 372 rules in 52 ms. Remains 422 /612 variables (removed 190) and now considering 1054/1240 (removed 186) transitions.
[2023-03-15 00:23:29] [INFO ] Flow matrix only has 1030 transitions (discarded 24 similar events)
// Phase 1: matrix 1030 rows 422 cols
[2023-03-15 00:23:29] [INFO ] Computed 44 place invariants in 10 ms
[2023-03-15 00:23:30] [INFO ] Dead Transitions using invariants and state equation in 512 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 565 ms. Remains : 422/612 places, 1054/1240 transitions.
[2023-03-15 00:23:30] [INFO ] Flatten gal took : 33 ms
[2023-03-15 00:23:30] [INFO ] Flatten gal took : 46 ms
[2023-03-15 00:23:30] [INFO ] Input system was already deterministic with 1054 transitions.
Starting structural reductions in LTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 608 transition count 1240
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 602 transition count 1234
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 602 transition count 1234
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 596 transition count 1228
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 596 transition count 1228
Applied a total of 28 rules in 42 ms. Remains 596 /612 variables (removed 16) and now considering 1228/1240 (removed 12) transitions.
[2023-03-15 00:23:30] [INFO ] Flow matrix only has 1204 transitions (discarded 24 similar events)
// Phase 1: matrix 1204 rows 596 cols
[2023-03-15 00:23:30] [INFO ] Computed 44 place invariants in 20 ms
[2023-03-15 00:23:31] [INFO ] Dead Transitions using invariants and state equation in 617 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 660 ms. Remains : 596/612 places, 1228/1240 transitions.
[2023-03-15 00:23:31] [INFO ] Flatten gal took : 36 ms
[2023-03-15 00:23:31] [INFO ] Flatten gal took : 42 ms
[2023-03-15 00:23:31] [INFO ] Input system was already deterministic with 1228 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 608 transition count 1228
Reduce places removed 12 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 1 with 18 rules applied. Total rules applied 30 place count 596 transition count 1222
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 36 place count 590 transition count 1222
Performed 84 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 84 Pre rules applied. Total rules applied 36 place count 590 transition count 1138
Deduced a syphon composed of 84 places in 1 ms
Reduce places removed 84 places and 0 transitions.
Iterating global reduction 3 with 168 rules applied. Total rules applied 204 place count 506 transition count 1138
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 210 place count 500 transition count 1132
Iterating global reduction 3 with 6 rules applied. Total rules applied 216 place count 500 transition count 1132
Performed 42 Post agglomeration using F-continuation condition.Transition count delta: 42
Deduced a syphon composed of 42 places in 0 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 3 with 84 rules applied. Total rules applied 300 place count 458 transition count 1090
Applied a total of 300 rules in 59 ms. Remains 458 /612 variables (removed 154) and now considering 1090/1240 (removed 150) transitions.
[2023-03-15 00:23:31] [INFO ] Flow matrix only has 1066 transitions (discarded 24 similar events)
// Phase 1: matrix 1066 rows 458 cols
[2023-03-15 00:23:31] [INFO ] Computed 44 place invariants in 17 ms
[2023-03-15 00:23:31] [INFO ] Dead Transitions using invariants and state equation in 625 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 686 ms. Remains : 458/612 places, 1090/1240 transitions.
[2023-03-15 00:23:32] [INFO ] Flatten gal took : 31 ms
[2023-03-15 00:23:32] [INFO ] Flatten gal took : 33 ms
[2023-03-15 00:23:32] [INFO ] Input system was already deterministic with 1090 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 42 rules applied. Total rules applied 42 place count 608 transition count 1198
Reduce places removed 42 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 1 with 48 rules applied. Total rules applied 90 place count 566 transition count 1192
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 96 place count 560 transition count 1192
Performed 72 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 72 Pre rules applied. Total rules applied 96 place count 560 transition count 1120
Deduced a syphon composed of 72 places in 0 ms
Reduce places removed 72 places and 0 transitions.
Iterating global reduction 3 with 144 rules applied. Total rules applied 240 place count 488 transition count 1120
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 246 place count 482 transition count 1114
Iterating global reduction 3 with 6 rules applied. Total rules applied 252 place count 482 transition count 1114
Performed 54 Post agglomeration using F-continuation condition.Transition count delta: 54
Deduced a syphon composed of 54 places in 1 ms
Reduce places removed 54 places and 0 transitions.
Iterating global reduction 3 with 108 rules applied. Total rules applied 360 place count 428 transition count 1060
Applied a total of 360 rules in 48 ms. Remains 428 /612 variables (removed 184) and now considering 1060/1240 (removed 180) transitions.
[2023-03-15 00:23:32] [INFO ] Flow matrix only has 1036 transitions (discarded 24 similar events)
// Phase 1: matrix 1036 rows 428 cols
[2023-03-15 00:23:32] [INFO ] Computed 44 place invariants in 20 ms
[2023-03-15 00:23:32] [INFO ] Dead Transitions using invariants and state equation in 552 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 601 ms. Remains : 428/612 places, 1060/1240 transitions.
[2023-03-15 00:23:32] [INFO ] Flatten gal took : 32 ms
[2023-03-15 00:23:32] [INFO ] Flatten gal took : 35 ms
[2023-03-15 00:23:32] [INFO ] Input system was already deterministic with 1060 transitions.
Starting structural reductions in LTL mode, iteration 0 : 612/612 places, 1240/1240 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 608 transition count 1240
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 602 transition count 1234
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 602 transition count 1234
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 596 transition count 1228
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 596 transition count 1228
Applied a total of 28 rules in 13 ms. Remains 596 /612 variables (removed 16) and now considering 1228/1240 (removed 12) transitions.
[2023-03-15 00:23:32] [INFO ] Flow matrix only has 1204 transitions (discarded 24 similar events)
// Phase 1: matrix 1204 rows 596 cols
[2023-03-15 00:23:32] [INFO ] Computed 44 place invariants in 25 ms
[2023-03-15 00:23:33] [INFO ] Dead Transitions using invariants and state equation in 544 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 558 ms. Remains : 596/612 places, 1228/1240 transitions.
[2023-03-15 00:23:33] [INFO ] Flatten gal took : 34 ms
[2023-03-15 00:23:33] [INFO ] Flatten gal took : 38 ms
[2023-03-15 00:23:33] [INFO ] Input system was already deterministic with 1228 transitions.
[2023-03-15 00:23:33] [INFO ] Flatten gal took : 53 ms
[2023-03-15 00:23:33] [INFO ] Flatten gal took : 55 ms
[2023-03-15 00:23:34] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 20 ms.
[2023-03-15 00:23:34] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 612 places, 1240 transitions and 5532 arcs took 5 ms.
Total runtime 18516 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PolyORBLF-COL-S04J06T06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
CTLFireability

FORMULA PolyORBLF-COL-S04J06T06-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S04J06T06-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S04J06T06-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S04J06T06-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S04J06T06-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S04J06T06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S04J06T06-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678840155925

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-COL-S04J06T06-CTLFireability-03
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:665
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:665
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:665
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:665
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 46 (type FNDP) for 21 PolyORBLF-COL-S04J06T06-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 46 (type FNDP) for PolyORBLF-COL-S04J06T06-CTLFireability-07
lola: result : true
lola: fired transitions : 729
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 4/275 5/32 PolyORBLF-COL-S04J06T06-CTLFireability-03 449008 m, 89801 m/sec, 1127692 t fired, .

Time elapsed: 26 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 9/275 10/32 PolyORBLF-COL-S04J06T06-CTLFireability-03 959535 m, 102105 m/sec, 2429265 t fired, .

Time elapsed: 31 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 14/275 15/32 PolyORBLF-COL-S04J06T06-CTLFireability-03 1467536 m, 101600 m/sec, 3723948 t fired, .

Time elapsed: 36 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 19/275 20/32 PolyORBLF-COL-S04J06T06-CTLFireability-03 1974763 m, 101445 m/sec, 5016019 t fired, .

Time elapsed: 41 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 24/275 24/32 PolyORBLF-COL-S04J06T06-CTLFireability-03 2474607 m, 99968 m/sec, 6295141 t fired, .

Time elapsed: 46 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 29/275 29/32 PolyORBLF-COL-S04J06T06-CTLFireability-03 2978226 m, 100723 m/sec, 7580248 t fired, .

Time elapsed: 51 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 40 (type EXCL) for 39 PolyORBLF-COL-S04J06T06-CTLFireability-15
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-15
lola: result : true
lola: markings : 78
lola: fired transitions : 78
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 PolyORBLF-COL-S04J06T06-CTLFireability-10
lola: time limit : 322 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/322 5/32 PolyORBLF-COL-S04J06T06-CTLFireability-10 528424 m, 105684 m/sec, 1255619 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/322 9/32 PolyORBLF-COL-S04J06T06-CTLFireability-10 1006703 m, 95655 m/sec, 2490504 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/322 13/32 PolyORBLF-COL-S04J06T06-CTLFireability-10 1512513 m, 101162 m/sec, 3711067 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/322 17/32 PolyORBLF-COL-S04J06T06-CTLFireability-10 2011276 m, 99752 m/sec, 4922143 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/322 21/32 PolyORBLF-COL-S04J06T06-CTLFireability-10 2519890 m, 101722 m/sec, 6115879 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/322 25/32 PolyORBLF-COL-S04J06T06-CTLFireability-10 3066744 m, 109370 m/sec, 7271705 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/322 30/32 PolyORBLF-COL-S04J06T06-CTLFireability-10 3610634 m, 108778 m/sec, 8413755 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 31 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 25 (type EXCL) for 24 PolyORBLF-COL-S04J06T06-CTLFireability-08
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-08
lola: result : true
lola: markings : 77
lola: fired transitions : 77
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 PolyORBLF-COL-S04J06T06-CTLFireability-05
lola: time limit : 389 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/389 8/32 PolyORBLF-COL-S04J06T06-CTLFireability-05 753939 m, 150787 m/sec, 1115015 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/389 15/32 PolyORBLF-COL-S04J06T06-CTLFireability-05 1496949 m, 148602 m/sec, 2223210 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/389 22/32 PolyORBLF-COL-S04J06T06-CTLFireability-05 2238802 m, 148370 m/sec, 3327969 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/389 30/32 PolyORBLF-COL-S04J06T06-CTLFireability-05 2978898 m, 148019 m/sec, 4429130 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 16 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-COL-S04J06T06-CTLFireability-02
lola: time limit : 434 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/434 6/32 PolyORBLF-COL-S04J06T06-CTLFireability-02 645161 m, 129032 m/sec, 810738 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/434 11/32 PolyORBLF-COL-S04J06T06-CTLFireability-02 1252976 m, 121563 m/sec, 1622736 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/434 16/32 PolyORBLF-COL-S04J06T06-CTLFireability-02 1838535 m, 117111 m/sec, 2442117 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/434 21/32 PolyORBLF-COL-S04J06T06-CTLFireability-02 2408355 m, 113964 m/sec, 3260116 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/434 26/32 PolyORBLF-COL-S04J06T06-CTLFireability-02 2971314 m, 112591 m/sec, 4082723 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/434 30/32 PolyORBLF-COL-S04J06T06-CTLFireability-02 3522261 m, 110189 m/sec, 4906983 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 7 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-COL-S04J06T06-CTLFireability-01
lola: time limit : 492 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-01
lola: result : false
lola: markings : 703
lola: fired transitions : 704
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-COL-S04J06T06-CTLFireability-00
lola: time limit : 574 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-00
lola: result : false
lola: markings : 702
lola: fired transitions : 1406
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 12 PolyORBLF-COL-S04J06T06-CTLFireability-04
lola: time limit : 688 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-04
lola: result : false
lola: markings : 315
lola: fired transitions : 315
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 27 PolyORBLF-COL-S04J06T06-CTLFireability-09
lola: time limit : 861 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 5/861 2/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 180158 m, 36031 m/sec, 287346 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 10/861 4/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 356051 m, 35178 m/sec, 580853 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 15/861 5/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 531405 m, 35070 m/sec, 870095 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 20/861 6/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 707259 m, 35170 m/sec, 1153044 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 25/861 8/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 881434 m, 34835 m/sec, 1438622 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 30/861 9/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 1050287 m, 33770 m/sec, 1718862 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 35/861 11/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 1225113 m, 34965 m/sec, 2004579 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 40/861 12/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 1396789 m, 34335 m/sec, 2286095 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 45/861 13/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 1568805 m, 34403 m/sec, 2565469 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 50/861 15/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 1739991 m, 34237 m/sec, 2847795 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 55/861 16/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 1913799 m, 34761 m/sec, 3120509 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 60/861 18/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 2086024 m, 34445 m/sec, 3397074 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 65/861 19/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 2261990 m, 35193 m/sec, 3686332 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 70/861 20/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 2435122 m, 34626 m/sec, 3975296 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 75/861 22/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 2605603 m, 34096 m/sec, 4256340 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 80/861 23/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 2779674 m, 34814 m/sec, 4551053 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 85/861 25/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 2950621 m, 34189 m/sec, 4827338 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 90/861 26/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 3123076 m, 34491 m/sec, 5104660 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 95/861 27/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 3296466 m, 34678 m/sec, 5376128 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 100/861 29/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 3469018 m, 34510 m/sec, 5666222 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 105/861 30/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 3640316 m, 34259 m/sec, 5942171 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 EFEG EXCL 110/861 31/32 PolyORBLF-COL-S04J06T06-CTLFireability-09 3811557 m, 34248 m/sec, 6213433 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 42 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 37 (type EXCL) for 36 PolyORBLF-COL-S04J06T06-CTLFireability-14
lola: time limit : 1109 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/1109 7/32 PolyORBLF-COL-S04J06T06-CTLFireability-14 746147 m, 149229 m/sec, 1574133 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/1109 13/32 PolyORBLF-COL-S04J06T06-CTLFireability-14 1403069 m, 131384 m/sec, 3161685 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/1109 18/32 PolyORBLF-COL-S04J06T06-CTLFireability-14 2041915 m, 127769 m/sec, 4755026 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/1109 24/32 PolyORBLF-COL-S04J06T06-CTLFireability-14 2754226 m, 142462 m/sec, 6312705 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/1109 30/32 PolyORBLF-COL-S04J06T06-CTLFireability-14 3380137 m, 125182 m/sec, 7879321 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 37 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 34 (type EXCL) for 33 PolyORBLF-COL-S04J06T06-CTLFireability-13
lola: time limit : 1649 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-13
lola: result : false
lola: markings : 724
lola: fired transitions : 1506
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 PolyORBLF-COL-S04J06T06-CTLFireability-06
lola: time limit : 3299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/3299 4/32 PolyORBLF-COL-S04J06T06-CTLFireability-06 502716 m, 100543 m/sec, 1506923 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/3299 8/32 PolyORBLF-COL-S04J06T06-CTLFireability-06 1004463 m, 100349 m/sec, 2973931 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/3299 12/32 PolyORBLF-COL-S04J06T06-CTLFireability-06 1522481 m, 103603 m/sec, 4413332 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/3299 16/32 PolyORBLF-COL-S04J06T06-CTLFireability-06 2051087 m, 105721 m/sec, 5804980 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/3299 19/32 PolyORBLF-COL-S04J06T06-CTLFireability-06 2562855 m, 102353 m/sec, 7183360 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/3299 24/32 PolyORBLF-COL-S04J06T06-CTLFireability-06 3148062 m, 117041 m/sec, 8569080 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/3299 29/32 PolyORBLF-COL-S04J06T06-CTLFireability-06 3733906 m, 117168 m/sec, 9978537 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 19 (type EXCL) for PolyORBLF-COL-S04J06T06-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-02: CTL unknown AGGR
PolyORBLF-COL-S04J06T06-CTLFireability-03: CTL unknown AGGR
PolyORBLF-COL-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-05: CTL unknown AGGR
PolyORBLF-COL-S04J06T06-CTLFireability-06: CTL unknown AGGR
PolyORBLF-COL-S04J06T06-CTLFireability-07: EF DL true findpath
PolyORBLF-COL-S04J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-09: AGAF unknown AGGR
PolyORBLF-COL-S04J06T06-CTLFireability-10: CTL unknown AGGR
PolyORBLF-COL-S04J06T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-COL-S04J06T06-CTLFireability-14: CTL unknown AGGR
PolyORBLF-COL-S04J06T06-CTLFireability-15: CTL true CTL model checker


Time elapsed: 341 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-COL-S04J06T06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PolyORBLF-COL-S04J06T06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873947900418"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-COL-S04J06T06.tgz
mv PolyORBLF-COL-S04J06T06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;