About the Execution of LoLa+red for PolyORBLF-COL-S04J04T06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2995.859 | 454330.00 | 463357.00 | 1467.60 | ?T??TFFT?F?FFT?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r295-tall-167873947800394.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PolyORBLF-COL-S04J04T06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873947800394
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 588K
-rw-r--r-- 1 mcc users 7.5K Feb 26 14:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 26 14:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 14:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 14:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 109K Feb 26 14:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Feb 26 14:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 26 14:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 16:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 154K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-00
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-01
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-02
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-03
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-04
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-05
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-06
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-07
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-08
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-09
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-10
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-11
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-12
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-13
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-14
FORMULA_NAME PolyORBLF-COL-S04J04T06-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678836084915
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-COL-S04J04T06
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 23:21:26] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-14 23:21:26] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 23:21:26] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-14 23:21:26] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-14 23:21:26] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 499 ms
[2023-03-14 23:21:27] [INFO ] Imported 81 HL places and 65 HL transitions for a total of 554 PT places and 3040.0 transition bindings in 179 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 12 ms.
[2023-03-14 23:21:27] [INFO ] Built PT skeleton of HLPN with 81 places and 65 transitions 254 arcs in 4 ms.
[2023-03-14 23:21:27] [INFO ] Skeletonized 15 HLPN properties in 1 ms. Removed 1 properties that had guard overlaps.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 13 properties that can be checked using skeleton over-approximation.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10000 steps, including 2 resets, run finished after 336 ms. (steps per millisecond=29 ) properties (out of 44) seen :35
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 124 ms. (steps per millisecond=80 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 102 ms. (steps per millisecond=98 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 97 ms. (steps per millisecond=103 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 102 ms. (steps per millisecond=98 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 93 ms. (steps per millisecond=107 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 94 ms. (steps per millisecond=106 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 9) seen :0
Running SMT prover for 9 properties.
[2023-03-14 23:21:28] [INFO ] Flow matrix only has 64 transitions (discarded 1 similar events)
// Phase 1: matrix 64 rows 81 cols
[2023-03-14 23:21:28] [INFO ] Computed 26 place invariants in 11 ms
[2023-03-14 23:21:28] [INFO ] [Real]Absence check using 11 positive place invariants in 5 ms returned sat
[2023-03-14 23:21:28] [INFO ] [Real]Absence check using 11 positive and 15 generalized place invariants in 4 ms returned sat
[2023-03-14 23:21:28] [INFO ] After 179ms SMT Verify possible using all constraints in real domain returned unsat :7 sat :0 real:2
[2023-03-14 23:21:28] [INFO ] [Nat]Absence check using 11 positive place invariants in 3 ms returned sat
[2023-03-14 23:21:28] [INFO ] [Nat]Absence check using 11 positive and 15 generalized place invariants in 3 ms returned sat
[2023-03-14 23:21:28] [INFO ] After 57ms SMT Verify possible using all constraints in natural domain returned unsat :9 sat :0
Fused 9 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 9 atomic propositions for a total of 13 simplifications.
[2023-03-14 23:21:28] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-14 23:21:28] [INFO ] Flatten gal took : 37 ms
FORMULA PolyORBLF-COL-S04J04T06-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-14 23:21:28] [INFO ] Flatten gal took : 10 ms
Transition T_2315 forces synchronizations/join behavior on parameter t of sort Threads
Transition GoPerformWork forces synchronizations/join behavior on parameter j of sort Jobs
Transition T_0376 forces synchronizations/join behavior on parameter s of sort Sources
[2023-03-14 23:21:28] [INFO ] Unfolded HLPN to a Petri net with 554 places and 2998 transitions 20754 arcs in 63 ms.
[2023-03-14 23:21:28] [INFO ] Unfolded 15 HLPN properties in 1 ms.
[2023-03-14 23:21:28] [INFO ] Reduced 36 identical enabling conditions.
Ensure Unique test removed 1626 transitions
Reduce redundant transitions removed 1626 transitions.
Support contains 473 out of 554 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1372/1372 transitions.
Applied a total of 0 rules in 30 ms. Remains 554 /554 variables (removed 0) and now considering 1372/1372 (removed 0) transitions.
[2023-03-14 23:21:28] [INFO ] Flow matrix only has 1348 transitions (discarded 24 similar events)
// Phase 1: matrix 1348 rows 554 cols
[2023-03-14 23:21:29] [INFO ] Computed 50 place invariants in 73 ms
[2023-03-14 23:21:29] [INFO ] Dead Transitions using invariants and state equation in 644 ms found 324 transitions.
Found 324 dead transitions using SMT.
Drop transitions removed 324 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 324 transitions.
[2023-03-14 23:21:29] [INFO ] Flow matrix only has 1024 transitions (discarded 24 similar events)
// Phase 1: matrix 1024 rows 554 cols
[2023-03-14 23:21:29] [INFO ] Computed 50 place invariants in 32 ms
[2023-03-14 23:21:29] [INFO ] Implicit Places using invariants in 161 ms returned []
[2023-03-14 23:21:29] [INFO ] Flow matrix only has 1024 transitions (discarded 24 similar events)
[2023-03-14 23:21:29] [INFO ] Invariant cache hit.
[2023-03-14 23:21:30] [INFO ] State equation strengthened by 120 read => feed constraints.
[2023-03-14 23:21:31] [INFO ] Implicit Places using invariants and state equation in 1429 ms returned []
Implicit Place search using SMT with State Equation took 1593 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 554/554 places, 1048/1372 transitions.
Applied a total of 0 rules in 12 ms. Remains 554 /554 variables (removed 0) and now considering 1048/1048 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2282 ms. Remains : 554/554 places, 1048/1372 transitions.
Support contains 473 out of 554 places after structural reductions.
[2023-03-14 23:21:31] [INFO ] Flatten gal took : 89 ms
[2023-03-14 23:21:31] [INFO ] Flatten gal took : 90 ms
[2023-03-14 23:21:31] [INFO ] Input system was already deterministic with 1048 transitions.
Incomplete random walk after 10000 steps, including 4 resets, run finished after 187 ms. (steps per millisecond=53 ) properties (out of 57) seen :47
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 119 ms. (steps per millisecond=84 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 80 ms. (steps per millisecond=125 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 117 ms. (steps per millisecond=85 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 118 ms. (steps per millisecond=84 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 145 ms. (steps per millisecond=68 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10000 steps, including 5 resets, run finished after 145 ms. (steps per millisecond=68 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 121 ms. (steps per millisecond=82 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 116 ms. (steps per millisecond=86 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 109 ms. (steps per millisecond=91 ) properties (out of 10) seen :0
Running SMT prover for 10 properties.
[2023-03-14 23:21:33] [INFO ] Flow matrix only has 1024 transitions (discarded 24 similar events)
[2023-03-14 23:21:33] [INFO ] Invariant cache hit.
[2023-03-14 23:21:33] [INFO ] [Real]Absence check using 10 positive place invariants in 3 ms returned sat
[2023-03-14 23:21:33] [INFO ] [Real]Absence check using 10 positive and 40 generalized place invariants in 26 ms returned sat
[2023-03-14 23:21:33] [INFO ] After 345ms SMT Verify possible using all constraints in real domain returned unsat :10 sat :0
Fused 10 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 10 atomic propositions for a total of 15 simplifications.
[2023-03-14 23:21:33] [INFO ] Flatten gal took : 54 ms
[2023-03-14 23:21:33] [INFO ] Flatten gal took : 55 ms
[2023-03-14 23:21:33] [INFO ] Input system was already deterministic with 1048 transitions.
Support contains 340 out of 554 places (down from 401) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 550 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 544 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 544 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 538 transition count 1036
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 538 transition count 1036
Applied a total of 28 rules in 56 ms. Remains 538 /554 variables (removed 16) and now considering 1036/1048 (removed 12) transitions.
[2023-03-14 23:21:34] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
// Phase 1: matrix 1012 rows 538 cols
[2023-03-14 23:21:34] [INFO ] Computed 46 place invariants in 36 ms
[2023-03-14 23:21:34] [INFO ] Dead Transitions using invariants and state equation in 426 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 485 ms. Remains : 538/554 places, 1036/1048 transitions.
[2023-03-14 23:21:34] [INFO ] Flatten gal took : 42 ms
[2023-03-14 23:21:34] [INFO ] Flatten gal took : 42 ms
[2023-03-14 23:21:34] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 42 rules applied. Total rules applied 42 place count 550 transition count 1006
Reduce places removed 42 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 1 with 48 rules applied. Total rules applied 90 place count 508 transition count 1000
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 96 place count 502 transition count 1000
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 60 Pre rules applied. Total rules applied 96 place count 502 transition count 940
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 3 with 120 rules applied. Total rules applied 216 place count 442 transition count 940
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 3 with 120 rules applied. Total rules applied 336 place count 382 transition count 880
Applied a total of 336 rules in 106 ms. Remains 382 /554 variables (removed 172) and now considering 880/1048 (removed 168) transitions.
[2023-03-14 23:21:34] [INFO ] Flow matrix only has 856 transitions (discarded 24 similar events)
// Phase 1: matrix 856 rows 382 cols
[2023-03-14 23:21:34] [INFO ] Computed 46 place invariants in 15 ms
[2023-03-14 23:21:35] [INFO ] Dead Transitions using invariants and state equation in 339 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 447 ms. Remains : 382/554 places, 880/1048 transitions.
[2023-03-14 23:21:35] [INFO ] Flatten gal took : 35 ms
[2023-03-14 23:21:35] [INFO ] Flatten gal took : 36 ms
[2023-03-14 23:21:35] [INFO ] Input system was already deterministic with 880 transitions.
Finished random walk after 50 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=50 )
FORMULA PolyORBLF-COL-S04J04T06-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 550 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 544 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 544 transition count 1042
Applied a total of 16 rules in 28 ms. Remains 544 /554 variables (removed 10) and now considering 1042/1048 (removed 6) transitions.
[2023-03-14 23:21:35] [INFO ] Flow matrix only has 1018 transitions (discarded 24 similar events)
// Phase 1: matrix 1018 rows 544 cols
[2023-03-14 23:21:35] [INFO ] Computed 46 place invariants in 17 ms
[2023-03-14 23:21:35] [INFO ] Dead Transitions using invariants and state equation in 423 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 452 ms. Remains : 544/554 places, 1042/1048 transitions.
[2023-03-14 23:21:35] [INFO ] Flatten gal took : 34 ms
[2023-03-14 23:21:35] [INFO ] Flatten gal took : 38 ms
[2023-03-14 23:21:35] [INFO ] Input system was already deterministic with 1042 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 48 rules applied. Total rules applied 48 place count 550 transition count 1000
Reduce places removed 48 places and 0 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 96 place count 502 transition count 1000
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 96 place count 502 transition count 940
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 216 place count 442 transition count 940
Performed 48 Post agglomeration using F-continuation condition.Transition count delta: 48
Deduced a syphon composed of 48 places in 1 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 2 with 96 rules applied. Total rules applied 312 place count 394 transition count 892
Applied a total of 312 rules in 48 ms. Remains 394 /554 variables (removed 160) and now considering 892/1048 (removed 156) transitions.
[2023-03-14 23:21:35] [INFO ] Flow matrix only has 868 transitions (discarded 24 similar events)
// Phase 1: matrix 868 rows 394 cols
[2023-03-14 23:21:35] [INFO ] Computed 46 place invariants in 12 ms
[2023-03-14 23:21:36] [INFO ] Dead Transitions using invariants and state equation in 354 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 403 ms. Remains : 394/554 places, 892/1048 transitions.
[2023-03-14 23:21:36] [INFO ] Flatten gal took : 29 ms
[2023-03-14 23:21:36] [INFO ] Flatten gal took : 31 ms
[2023-03-14 23:21:36] [INFO ] Input system was already deterministic with 892 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 54 place count 550 transition count 994
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 1 with 54 rules applied. Total rules applied 108 place count 496 transition count 994
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 108 place count 496 transition count 934
Deduced a syphon composed of 60 places in 2 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 228 place count 436 transition count 934
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 348 place count 376 transition count 874
Applied a total of 348 rules in 45 ms. Remains 376 /554 variables (removed 178) and now considering 874/1048 (removed 174) transitions.
[2023-03-14 23:21:36] [INFO ] Flow matrix only has 850 transitions (discarded 24 similar events)
// Phase 1: matrix 850 rows 376 cols
[2023-03-14 23:21:36] [INFO ] Computed 46 place invariants in 16 ms
[2023-03-14 23:21:36] [INFO ] Dead Transitions using invariants and state equation in 331 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 378 ms. Remains : 376/554 places, 874/1048 transitions.
[2023-03-14 23:21:36] [INFO ] Flatten gal took : 28 ms
[2023-03-14 23:21:36] [INFO ] Flatten gal took : 31 ms
[2023-03-14 23:21:36] [INFO ] Input system was already deterministic with 874 transitions.
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 548 transition count 1042
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 548 transition count 1042
Applied a total of 12 rules in 22 ms. Remains 548 /554 variables (removed 6) and now considering 1042/1048 (removed 6) transitions.
[2023-03-14 23:21:36] [INFO ] Flow matrix only has 1018 transitions (discarded 24 similar events)
// Phase 1: matrix 1018 rows 548 cols
[2023-03-14 23:21:36] [INFO ] Computed 50 place invariants in 32 ms
[2023-03-14 23:21:37] [INFO ] Dead Transitions using invariants and state equation in 446 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 469 ms. Remains : 548/554 places, 1042/1048 transitions.
[2023-03-14 23:21:37] [INFO ] Flatten gal took : 33 ms
[2023-03-14 23:21:37] [INFO ] Flatten gal took : 32 ms
[2023-03-14 23:21:37] [INFO ] Input system was already deterministic with 1042 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 54 place count 550 transition count 994
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 1 with 54 rules applied. Total rules applied 108 place count 496 transition count 994
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 108 place count 496 transition count 934
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 228 place count 436 transition count 934
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Deduced a syphon composed of 36 places in 2 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 300 place count 400 transition count 898
Applied a total of 300 rules in 41 ms. Remains 400 /554 variables (removed 154) and now considering 898/1048 (removed 150) transitions.
[2023-03-14 23:21:37] [INFO ] Flow matrix only has 874 transitions (discarded 24 similar events)
// Phase 1: matrix 874 rows 400 cols
[2023-03-14 23:21:37] [INFO ] Computed 46 place invariants in 18 ms
[2023-03-14 23:21:37] [INFO ] Dead Transitions using invariants and state equation in 348 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 391 ms. Remains : 400/554 places, 898/1048 transitions.
[2023-03-14 23:21:37] [INFO ] Flatten gal took : 36 ms
[2023-03-14 23:21:37] [INFO ] Flatten gal took : 30 ms
[2023-03-14 23:21:38] [INFO ] Input system was already deterministic with 898 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 550 transition count 1012
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 72 place count 514 transition count 1012
Performed 66 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 66 Pre rules applied. Total rules applied 72 place count 514 transition count 946
Deduced a syphon composed of 66 places in 1 ms
Reduce places removed 66 places and 0 transitions.
Iterating global reduction 2 with 132 rules applied. Total rules applied 204 place count 448 transition count 946
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 210 place count 442 transition count 940
Iterating global reduction 2 with 6 rules applied. Total rules applied 216 place count 442 transition count 940
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Deduced a syphon composed of 36 places in 1 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 288 place count 406 transition count 904
Applied a total of 288 rules in 47 ms. Remains 406 /554 variables (removed 148) and now considering 904/1048 (removed 144) transitions.
[2023-03-14 23:21:38] [INFO ] Flow matrix only has 880 transitions (discarded 24 similar events)
// Phase 1: matrix 880 rows 406 cols
[2023-03-14 23:21:38] [INFO ] Computed 46 place invariants in 15 ms
[2023-03-14 23:21:38] [INFO ] Dead Transitions using invariants and state equation in 363 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 412 ms. Remains : 406/554 places, 904/1048 transitions.
[2023-03-14 23:21:38] [INFO ] Flatten gal took : 26 ms
[2023-03-14 23:21:38] [INFO ] Flatten gal took : 29 ms
[2023-03-14 23:21:38] [INFO ] Input system was already deterministic with 904 transitions.
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 550 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 544 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 544 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 538 transition count 1036
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 538 transition count 1036
Applied a total of 28 rules in 17 ms. Remains 538 /554 variables (removed 16) and now considering 1036/1048 (removed 12) transitions.
[2023-03-14 23:21:38] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
// Phase 1: matrix 1012 rows 538 cols
[2023-03-14 23:21:38] [INFO ] Computed 46 place invariants in 19 ms
[2023-03-14 23:21:38] [INFO ] Dead Transitions using invariants and state equation in 404 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 424 ms. Remains : 538/554 places, 1036/1048 transitions.
[2023-03-14 23:21:39] [INFO ] Flatten gal took : 30 ms
[2023-03-14 23:21:39] [INFO ] Flatten gal took : 33 ms
[2023-03-14 23:21:39] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 550 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 544 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 544 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 538 transition count 1036
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 538 transition count 1036
Applied a total of 28 rules in 18 ms. Remains 538 /554 variables (removed 16) and now considering 1036/1048 (removed 12) transitions.
[2023-03-14 23:21:39] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
[2023-03-14 23:21:39] [INFO ] Invariant cache hit.
[2023-03-14 23:21:39] [INFO ] Dead Transitions using invariants and state equation in 391 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 409 ms. Remains : 538/554 places, 1036/1048 transitions.
[2023-03-14 23:21:39] [INFO ] Flatten gal took : 30 ms
[2023-03-14 23:21:39] [INFO ] Flatten gal took : 31 ms
[2023-03-14 23:21:39] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 550 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 544 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 544 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 538 transition count 1036
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 538 transition count 1036
Applied a total of 28 rules in 21 ms. Remains 538 /554 variables (removed 16) and now considering 1036/1048 (removed 12) transitions.
[2023-03-14 23:21:39] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
[2023-03-14 23:21:39] [INFO ] Invariant cache hit.
[2023-03-14 23:21:40] [INFO ] Dead Transitions using invariants and state equation in 382 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 406 ms. Remains : 538/554 places, 1036/1048 transitions.
[2023-03-14 23:21:40] [INFO ] Flatten gal took : 30 ms
[2023-03-14 23:21:40] [INFO ] Flatten gal took : 32 ms
[2023-03-14 23:21:40] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 550 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 544 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 544 transition count 1042
Applied a total of 16 rules in 13 ms. Remains 544 /554 variables (removed 10) and now considering 1042/1048 (removed 6) transitions.
[2023-03-14 23:21:40] [INFO ] Flow matrix only has 1018 transitions (discarded 24 similar events)
// Phase 1: matrix 1018 rows 544 cols
[2023-03-14 23:21:40] [INFO ] Computed 46 place invariants in 22 ms
[2023-03-14 23:21:40] [INFO ] Dead Transitions using invariants and state equation in 412 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 428 ms. Remains : 544/554 places, 1042/1048 transitions.
[2023-03-14 23:21:40] [INFO ] Flatten gal took : 31 ms
[2023-03-14 23:21:40] [INFO ] Flatten gal took : 33 ms
[2023-03-14 23:21:40] [INFO ] Input system was already deterministic with 1042 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 54 place count 550 transition count 994
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 1 with 54 rules applied. Total rules applied 108 place count 496 transition count 994
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 36 Pre rules applied. Total rules applied 108 place count 496 transition count 958
Deduced a syphon composed of 36 places in 0 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 180 place count 460 transition count 958
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 300 place count 400 transition count 898
Applied a total of 300 rules in 34 ms. Remains 400 /554 variables (removed 154) and now considering 898/1048 (removed 150) transitions.
[2023-03-14 23:21:40] [INFO ] Flow matrix only has 874 transitions (discarded 24 similar events)
// Phase 1: matrix 874 rows 400 cols
[2023-03-14 23:21:40] [INFO ] Computed 46 place invariants in 13 ms
[2023-03-14 23:21:41] [INFO ] Dead Transitions using invariants and state equation in 367 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 403 ms. Remains : 400/554 places, 898/1048 transitions.
[2023-03-14 23:21:41] [INFO ] Flatten gal took : 29 ms
[2023-03-14 23:21:41] [INFO ] Flatten gal took : 30 ms
[2023-03-14 23:21:41] [INFO ] Input system was already deterministic with 898 transitions.
Finished random walk after 43 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=21 )
FORMULA PolyORBLF-COL-S04J04T06-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 548 transition count 1042
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 548 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 18 place count 542 transition count 1036
Iterating global reduction 0 with 6 rules applied. Total rules applied 24 place count 542 transition count 1036
Applied a total of 24 rules in 13 ms. Remains 542 /554 variables (removed 12) and now considering 1036/1048 (removed 12) transitions.
[2023-03-14 23:21:41] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
// Phase 1: matrix 1012 rows 542 cols
[2023-03-14 23:21:41] [INFO ] Computed 50 place invariants in 16 ms
[2023-03-14 23:21:41] [INFO ] Dead Transitions using invariants and state equation in 406 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 421 ms. Remains : 542/554 places, 1036/1048 transitions.
[2023-03-14 23:21:41] [INFO ] Flatten gal took : 30 ms
[2023-03-14 23:21:41] [INFO ] Flatten gal took : 33 ms
[2023-03-14 23:21:41] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 554/554 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 54 place count 550 transition count 994
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 1 with 54 rules applied. Total rules applied 108 place count 496 transition count 994
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 108 place count 496 transition count 934
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 228 place count 436 transition count 934
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 348 place count 376 transition count 874
Applied a total of 348 rules in 32 ms. Remains 376 /554 variables (removed 178) and now considering 874/1048 (removed 174) transitions.
[2023-03-14 23:21:41] [INFO ] Flow matrix only has 850 transitions (discarded 24 similar events)
// Phase 1: matrix 850 rows 376 cols
[2023-03-14 23:21:41] [INFO ] Computed 46 place invariants in 17 ms
[2023-03-14 23:21:42] [INFO ] Dead Transitions using invariants and state equation in 327 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 360 ms. Remains : 376/554 places, 874/1048 transitions.
[2023-03-14 23:21:42] [INFO ] Flatten gal took : 28 ms
[2023-03-14 23:21:42] [INFO ] Flatten gal took : 30 ms
[2023-03-14 23:21:42] [INFO ] Input system was already deterministic with 874 transitions.
[2023-03-14 23:21:42] [INFO ] Flatten gal took : 49 ms
[2023-03-14 23:21:42] [INFO ] Flatten gal took : 37 ms
[2023-03-14 23:21:42] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 10 ms.
[2023-03-14 23:21:42] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 554 places, 1048 transitions and 4728 arcs took 6 ms.
Total runtime 16280 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PolyORBLF-COL-S04J04T06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability
FORMULA PolyORBLF-COL-S04J04T06-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T06-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T06-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-COL-S04J04T06-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678836539245
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-COL-S04J04T06-CTLFireability-03
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/239 5/32 PolyORBLF-COL-S04J04T06-CTLFireability-03 488759 m, 97751 m/sec, 1593027 t fired, .
Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/239 9/32 PolyORBLF-COL-S04J04T06-CTLFireability-03 1001697 m, 102587 m/sec, 3296917 t fired, .
Time elapsed: 15 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/239 13/32 PolyORBLF-COL-S04J04T06-CTLFireability-03 1495453 m, 98751 m/sec, 4998490 t fired, .
Time elapsed: 20 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/239 17/32 PolyORBLF-COL-S04J04T06-CTLFireability-03 1972635 m, 95436 m/sec, 6707449 t fired, .
Time elapsed: 25 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/239 20/32 PolyORBLF-COL-S04J04T06-CTLFireability-03 2440112 m, 93495 m/sec, 8415325 t fired, .
Time elapsed: 30 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/239 24/32 PolyORBLF-COL-S04J04T06-CTLFireability-03 2904721 m, 92921 m/sec, 10121532 t fired, .
Time elapsed: 35 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 34/239 28/32 PolyORBLF-COL-S04J04T06-CTLFireability-03 3370030 m, 93061 m/sec, 11818692 t fired, .
Time elapsed: 40 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 39/239 31/32 PolyORBLF-COL-S04J04T06-CTLFireability-03 3836418 m, 93277 m/sec, 13512826 t fired, .
Time elapsed: 45 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 7 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 47 (type EXCL) for 27 PolyORBLF-COL-S04J04T06-CTLFireability-11
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-11
lola: result : true
lola: markings : 29
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 37 PolyORBLF-COL-S04J04T06-CTLFireability-14
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/295 7/32 PolyORBLF-COL-S04J04T06-CTLFireability-14 731739 m, 146347 m/sec, 1349074 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/295 13/32 PolyORBLF-COL-S04J04T06-CTLFireability-14 1302718 m, 114195 m/sec, 2795301 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/295 17/32 PolyORBLF-COL-S04J04T06-CTLFireability-14 1859739 m, 111404 m/sec, 4214449 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/295 22/32 PolyORBLF-COL-S04J04T06-CTLFireability-14 2391447 m, 106341 m/sec, 5619998 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/295 27/32 PolyORBLF-COL-S04J04T06-CTLFireability-14 2941509 m, 110012 m/sec, 7020834 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/295 31/32 PolyORBLF-COL-S04J04T06-CTLFireability-14 3475461 m, 106790 m/sec, 8408397 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 42 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 40 (type EXCL) for 37 PolyORBLF-COL-S04J04T06-CTLFireability-14
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-14
lola: result : true
lola: markings : 30655
lola: fired transitions : 34143
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 PolyORBLF-COL-S04J04T06-CTLFireability-12
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-12
lola: result : false
lola: markings : 1334
lola: fired transitions : 1337
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 PolyORBLF-COL-S04J04T06-CTLFireability-10
lola: time limit : 390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 4/390 4/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 313751 m, 62750 m/sec, 1282136 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 9/390 7/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 627384 m, 62726 m/sec, 2578658 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 14/390 10/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 936374 m, 61798 m/sec, 3864348 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 19/390 12/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 1241660 m, 61057 m/sec, 5140241 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 24/390 15/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 1544294 m, 60526 m/sec, 6409043 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 29/390 18/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 1844736 m, 60088 m/sec, 7676541 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 34/390 21/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 2144017 m, 59856 m/sec, 8942661 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 39/390 23/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 2440196 m, 59235 m/sec, 10203832 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 44/390 26/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 2736397 m, 59240 m/sec, 11465186 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 49/390 29/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 3030470 m, 58814 m/sec, 12726675 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 54/390 31/32 PolyORBLF-COL-S04J04T06-CTLFireability-10 3323404 m, 58586 m/sec, 13984472 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 25 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 22 (type EXCL) for 21 PolyORBLF-COL-S04J04T06-CTLFireability-09
lola: time limit : 431 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-09
lola: result : false
lola: markings : 332
lola: fired transitions : 339
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-COL-S04J04T06-CTLFireability-05
lola: time limit : 493 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-05
lola: result : false
lola: markings : 19
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-COL-S04J04T06-CTLFireability-02
lola: time limit : 575 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/575 5/32 PolyORBLF-COL-S04J04T06-CTLFireability-02 421574 m, 84314 m/sec, 1282181 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/575 9/32 PolyORBLF-COL-S04J04T06-CTLFireability-02 827309 m, 81147 m/sec, 2536330 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/575 12/32 PolyORBLF-COL-S04J04T06-CTLFireability-02 1224771 m, 79492 m/sec, 3770061 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/575 16/32 PolyORBLF-COL-S04J04T06-CTLFireability-02 1615913 m, 78228 m/sec, 4991754 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/575 19/32 PolyORBLF-COL-S04J04T06-CTLFireability-02 2003692 m, 77555 m/sec, 6212975 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/575 23/32 PolyORBLF-COL-S04J04T06-CTLFireability-02 2387539 m, 76769 m/sec, 7429378 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/575 26/32 PolyORBLF-COL-S04J04T06-CTLFireability-02 2768607 m, 76213 m/sec, 8643503 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/575 30/32 PolyORBLF-COL-S04J04T06-CTLFireability-02 3146253 m, 75529 m/sec, 9858463 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 4 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-COL-S04J04T06-CTLFireability-00
lola: time limit : 682 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/682 4/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 485083 m, 97016 m/sec, 1474735 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/682 8/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 976812 m, 98345 m/sec, 2951482 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/682 10/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 1366441 m, 77925 m/sec, 4477165 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/682 13/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 1781830 m, 83077 m/sec, 5981579 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/682 16/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 2186958 m, 81025 m/sec, 7479637 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 31/682 19/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 2562853 m, 75179 m/sec, 8981524 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 36/682 22/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 2985511 m, 84531 m/sec, 10457884 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 41/682 25/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 3412180 m, 85333 m/sec, 11932035 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 46/682 27/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 3796414 m, 76846 m/sec, 13427137 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 51/682 30/32 PolyORBLF-COL-S04J04T06-CTLFireability-00 4199603 m, 80637 m/sec, 14898502 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 45 (type EXCL) for 44 PolyORBLF-COL-S04J04T06-CTLFireability-15
lola: time limit : 838 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 5/838 2/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 165567 m, 33113 m/sec, 493522 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 10/838 3/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 328696 m, 32625 m/sec, 981814 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 15/838 4/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 492664 m, 32793 m/sec, 1472373 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 20/838 5/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 648615 m, 31190 m/sec, 1975617 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 25/838 7/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 811079 m, 32492 m/sec, 2466101 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 30/838 8/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 973349 m, 32454 m/sec, 2949570 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 35/838 9/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 1127871 m, 30904 m/sec, 3448981 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 40/838 10/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 1288495 m, 32124 m/sec, 3929414 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 45/838 11/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 1447297 m, 31760 m/sec, 4409231 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 50/838 12/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 1602060 m, 30952 m/sec, 4900980 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 55/838 14/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 1766102 m, 32808 m/sec, 5390720 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 60/838 15/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 1927833 m, 32346 m/sec, 5875379 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 65/838 16/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 2088628 m, 32159 m/sec, 6364248 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 70/838 17/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 2243710 m, 31016 m/sec, 6866644 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 75/838 18/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 2399111 m, 31080 m/sec, 7370814 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 80/838 19/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 2555125 m, 31202 m/sec, 7877303 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 85/838 20/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 2709536 m, 30882 m/sec, 8373756 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 90/838 21/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 2848722 m, 27837 m/sec, 8910051 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 95/838 23/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 3006577 m, 31571 m/sec, 9411557 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 100/838 24/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 3161886 m, 31061 m/sec, 9910922 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 105/838 25/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 3313158 m, 30254 m/sec, 10422941 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 110/838 26/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 3470259 m, 31420 m/sec, 10921208 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 115/838 27/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 3624495 m, 30847 m/sec, 11416990 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 120/838 28/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 3774583 m, 30017 m/sec, 11925426 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 125/838 29/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 3930050 m, 31093 m/sec, 12417308 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 130/838 31/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 4084831 m, 30956 m/sec, 12908798 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EG EXCL 135/838 32/32 PolyORBLF-COL-S04J04T06-CTLFireability-15 4232492 m, 29532 m/sec, 13407620 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 45 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-COL-S04J04T06-CTLFireability-04
lola: time limit : 1071 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-04
lola: result : true
lola: markings : 362
lola: fired transitions : 362
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 PolyORBLF-COL-S04J04T06-CTLFireability-06
lola: time limit : 1607 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-06
lola: result : false
lola: markings : 270006
lola: fired transitions : 329092
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 19 (type EXCL) for 18 PolyORBLF-COL-S04J04T06-CTLFireability-08
lola: time limit : 3213 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 4/3213 4/32 PolyORBLF-COL-S04J04T06-CTLFireability-08 344459 m, 68891 m/sec, 1071291 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 9/3213 7/32 PolyORBLF-COL-S04J04T06-CTLFireability-08 793150 m, 89738 m/sec, 2505757 t fired, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 14/3213 11/32 PolyORBLF-COL-S04J04T06-CTLFireability-08 1227708 m, 86911 m/sec, 3918991 t fired, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 19/3213 15/32 PolyORBLF-COL-S04J04T06-CTLFireability-08 1657028 m, 85864 m/sec, 5341864 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 24/3213 18/32 PolyORBLF-COL-S04J04T06-CTLFireability-08 2078624 m, 84319 m/sec, 6766152 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 29/3213 21/32 PolyORBLF-COL-S04J04T06-CTLFireability-08 2493111 m, 82897 m/sec, 8185592 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 34/3213 25/32 PolyORBLF-COL-S04J04T06-CTLFireability-08 2905541 m, 82486 m/sec, 9602144 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 39/3213 28/32 PolyORBLF-COL-S04J04T06-CTLFireability-08 3317291 m, 82350 m/sec, 11011672 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 44/3213 31/32 PolyORBLF-COL-S04J04T06-CTLFireability-08 3726910 m, 81923 m/sec, 12416672 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 19 (type EXCL) for PolyORBLF-COL-S04J04T06-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S04J04T06-CTLFireability-00: CTL unknown AGGR
PolyORBLF-COL-S04J04T06-CTLFireability-02: CTL unknown AGGR
PolyORBLF-COL-S04J04T06-CTLFireability-03: CTL unknown AGGR
PolyORBLF-COL-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-COL-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-08: CTL unknown AGGR
PolyORBLF-COL-S04J04T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-10: CTL unknown AGGR
PolyORBLF-COL-S04J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S04J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S04J04T06-CTLFireability-14: CONJ unknown CONJ
PolyORBLF-COL-S04J04T06-CTLFireability-15: EG unknown AGGR
Time elapsed: 436 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-COL-S04J04T06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PolyORBLF-COL-S04J04T06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873947800394"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-COL-S04J04T06.tgz
mv PolyORBLF-COL-S04J04T06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;