Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r295-tall-167873947600242.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Philosophers-PT-001000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873947600242
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 28M
-rw-r--r-- 1 mcc users 710K Feb 25 14:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 3.6M Feb 25 14:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 646K Feb 25 13:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 4.1M Feb 25 13:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 681K Feb 25 16:33 LTLCardinality.txt
-rw-r--r-- 1 mcc users 2.5M Feb 25 16:33 LTLCardinality.xml
-rw-r--r-- 1 mcc users 307K Feb 25 16:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.5M Feb 25 16:33 LTLFireability.xml
-rw-r--r-- 1 mcc users 359K Feb 25 15:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.7M Feb 25 15:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.3M Feb 25 14:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 8.2M Feb 25 14:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 95K Feb 25 16:33 UpperBounds.txt
-rw-r--r-- 1 mcc users 261K Feb 25 16:33 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 2.3M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Philosophers-PT-001000-CTLFireability-00
FORMULA_NAME Philosophers-PT-001000-CTLFireability-01
FORMULA_NAME Philosophers-PT-001000-CTLFireability-02
FORMULA_NAME Philosophers-PT-001000-CTLFireability-03
FORMULA_NAME Philosophers-PT-001000-CTLFireability-04
FORMULA_NAME Philosophers-PT-001000-CTLFireability-05
FORMULA_NAME Philosophers-PT-001000-CTLFireability-06
FORMULA_NAME Philosophers-PT-001000-CTLFireability-07
FORMULA_NAME Philosophers-PT-001000-CTLFireability-08
FORMULA_NAME Philosophers-PT-001000-CTLFireability-09
FORMULA_NAME Philosophers-PT-001000-CTLFireability-10
FORMULA_NAME Philosophers-PT-001000-CTLFireability-11
FORMULA_NAME Philosophers-PT-001000-CTLFireability-12
FORMULA_NAME Philosophers-PT-001000-CTLFireability-13
FORMULA_NAME Philosophers-PT-001000-CTLFireability-14
FORMULA_NAME Philosophers-PT-001000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678806228152

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Philosophers-PT-001000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 15:03:49] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-14 15:03:49] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 15:03:49] [INFO ] Load time of PNML (sax parser for PT used): 224 ms
[2023-03-14 15:03:49] [INFO ] Transformed 5000 places.
[2023-03-14 15:03:49] [INFO ] Transformed 5000 transitions.
[2023-03-14 15:03:49] [INFO ] Parsed PT model containing 5000 places and 5000 transitions and 16000 arcs in 397 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 156 ms.
Support contains 5000 out of 5000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 47 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
// Phase 1: matrix 5000 rows 5000 cols
[2023-03-14 15:03:52] [INFO ] Computed 2000 place invariants in 46 ms
[2023-03-14 15:03:52] [INFO ] Implicit Places using invariants in 1015 ms returned []
[2023-03-14 15:03:53] [INFO ] Invariant cache hit.
[2023-03-14 15:03:53] [INFO ] Implicit Places using invariants and state equation in 449 ms returned []
Implicit Place search using SMT with State Equation took 1494 ms to find 0 implicit places.
[2023-03-14 15:03:53] [INFO ] Invariant cache hit.
[2023-03-14 15:03:56] [INFO ] Dead Transitions using invariants and state equation in 3134 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4686 ms. Remains : 5000/5000 places, 5000/5000 transitions.
Support contains 5000 out of 5000 places after structural reductions.
[2023-03-14 15:03:57] [INFO ] Flatten gal took : 574 ms
[2023-03-14 15:04:01] [INFO ] Flatten gal took : 592 ms
[2023-03-14 15:04:05] [INFO ] Input system was already deterministic with 5000 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1778 ms. (steps per millisecond=5 ) properties (out of 64) seen :58
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 2234 ms. (steps per millisecond=4 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 2212 ms. (steps per millisecond=4 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 3446 ms. (steps per millisecond=2 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 315 ms. (steps per millisecond=31 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 318 ms. (steps per millisecond=31 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 313 ms. (steps per millisecond=31 ) properties (out of 5) seen :1
Running SMT prover for 4 properties.
[2023-03-14 15:04:16] [INFO ] Invariant cache hit.
[2023-03-14 15:04:23] [INFO ] [Real]Absence check using 2000 positive place invariants in 498 ms returned sat
[2023-03-14 15:04:23] [INFO ] After 2138ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-14 15:04:24] [INFO ] [Nat]Absence check using 2000 positive place invariants in 498 ms returned sat
[2023-03-14 15:04:35] [INFO ] After 8706ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-14 15:04:38] [INFO ] After 12548ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 2936 ms.
[2023-03-14 15:04:41] [INFO ] After 18250ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Fused 4 Parikh solutions to 2 different solutions.
Finished Parikh walk after 955 steps, including 0 resets, run visited all 1 properties in 136 ms. (steps per millisecond=7 )
Parikh walk visited 4 properties in 547 ms.
[2023-03-14 15:04:43] [INFO ] Flatten gal took : 302 ms
[2023-03-14 15:04:46] [INFO ] Flatten gal took : 457 ms
[2023-03-14 15:04:50] [INFO ] Input system was already deterministic with 5000 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 97 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 99 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:04:51] [INFO ] Flatten gal took : 144 ms
[2023-03-14 15:04:51] [INFO ] Flatten gal took : 186 ms
[2023-03-14 15:04:51] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 184 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 185 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:04:52] [INFO ] Flatten gal took : 141 ms
[2023-03-14 15:04:52] [INFO ] Flatten gal took : 150 ms
[2023-03-14 15:04:52] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 275 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 276 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:04:53] [INFO ] Flatten gal took : 111 ms
[2023-03-14 15:04:53] [INFO ] Flatten gal took : 140 ms
[2023-03-14 15:04:53] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 472 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 473 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:04:54] [INFO ] Flatten gal took : 119 ms
[2023-03-14 15:04:54] [INFO ] Flatten gal took : 132 ms
[2023-03-14 15:04:54] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 49 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 51 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:04:55] [INFO ] Flatten gal took : 136 ms
[2023-03-14 15:04:55] [INFO ] Flatten gal took : 174 ms
[2023-03-14 15:04:55] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 131 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 132 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:04:56] [INFO ] Flatten gal took : 115 ms
[2023-03-14 15:04:56] [INFO ] Flatten gal took : 135 ms
[2023-03-14 15:04:56] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 37 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 38 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:04:57] [INFO ] Flatten gal took : 161 ms
[2023-03-14 15:04:57] [INFO ] Flatten gal took : 229 ms
[2023-03-14 15:04:58] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 39 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:04:58] [INFO ] Flatten gal took : 152 ms
[2023-03-14 15:04:58] [INFO ] Flatten gal took : 199 ms
[2023-03-14 15:04:59] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 274 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 276 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:04:59] [INFO ] Flatten gal took : 105 ms
[2023-03-14 15:04:59] [INFO ] Flatten gal took : 118 ms
[2023-03-14 15:05:00] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 271 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 271 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:05:00] [INFO ] Flatten gal took : 104 ms
[2023-03-14 15:05:00] [INFO ] Flatten gal took : 114 ms
[2023-03-14 15:05:00] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Performed 993 Post agglomeration using F-continuation condition.Transition count delta: 993
Deduced a syphon composed of 993 places in 1 ms
Reduce places removed 993 places and 0 transitions.
Iterating global reduction 0 with 1986 rules applied. Total rules applied 1986 place count 4007 transition count 4007
Applied a total of 1986 rules in 926 ms. Remains 4007 /5000 variables (removed 993) and now considering 4007/5000 (removed 993) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 927 ms. Remains : 4007/5000 places, 4007/5000 transitions.
[2023-03-14 15:05:01] [INFO ] Flatten gal took : 90 ms
[2023-03-14 15:05:02] [INFO ] Flatten gal took : 114 ms
[2023-03-14 15:05:02] [INFO ] Input system was already deterministic with 4007 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 245 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 245 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:05:02] [INFO ] Flatten gal took : 113 ms
[2023-03-14 15:05:02] [INFO ] Flatten gal took : 131 ms
[2023-03-14 15:05:03] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 232 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 232 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:05:03] [INFO ] Flatten gal took : 107 ms
[2023-03-14 15:05:03] [INFO ] Flatten gal took : 121 ms
[2023-03-14 15:05:03] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 228 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 229 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:05:04] [INFO ] Flatten gal took : 111 ms
[2023-03-14 15:05:04] [INFO ] Flatten gal took : 133 ms
[2023-03-14 15:05:04] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 225 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 226 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:05:04] [INFO ] Flatten gal took : 109 ms
[2023-03-14 15:05:05] [INFO ] Flatten gal took : 125 ms
[2023-03-14 15:05:05] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 230 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 230 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-14 15:05:05] [INFO ] Flatten gal took : 106 ms
[2023-03-14 15:05:05] [INFO ] Flatten gal took : 116 ms
[2023-03-14 15:05:06] [INFO ] Input system was already deterministic with 5000 transitions.
[2023-03-14 15:05:06] [INFO ] Flatten gal took : 506 ms
[2023-03-14 15:05:10] [INFO ] Flatten gal took : 423 ms
[2023-03-14 15:05:13] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 111 ms.
[2023-03-14 15:05:13] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 5000 places, 5000 transitions and 16000 arcs took 21 ms.
Total runtime 84002 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Philosophers-PT-001000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
CTLFireability

BK_STOP 1678807165207

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/CTLFireability.xml
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 492 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Philosophers-PT-001000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Philosophers-PT-001000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873947600242"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Philosophers-PT-001000.tgz
mv Philosophers-PT-001000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;