About the Execution of LoLa+red for PhaseVariation-PT-D30CS100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16215.880 | 3600000.00 | 4020931.00 | 35889.10 | ?T?TTF?TTFTTT??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r295-tall-167873947400074.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PhaseVariation-PT-D30CS100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873947400074
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 30M
-rw-r--r-- 1 mcc users 9.1K Feb 26 15:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 15:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 26 15:14 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 15:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Feb 26 15:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 150K Feb 26 15:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Feb 26 15:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 34K Feb 26 15:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 16:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 30M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-00
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-01
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-02
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-03
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-04
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-05
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-06
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-07
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-08
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-09
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-10
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-11
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-12
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-13
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-14
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678781036123
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PhaseVariation-PT-D30CS100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 08:03:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-14 08:03:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 08:03:58] [INFO ] Load time of PNML (sax parser for PT used): 903 ms
[2023-03-14 08:03:58] [INFO ] Transformed 2702 places.
[2023-03-14 08:03:58] [INFO ] Transformed 30977 transitions.
[2023-03-14 08:03:58] [INFO ] Parsed PT model containing 2702 places and 30977 transitions and 215035 arcs in 1212 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 24 ms.
Deduced a syphon composed of 2 places in 40 ms
Reduce places removed 2 places and 52 transitions.
Reduce places removed 1 places and 0 transitions.
Support contains 194 out of 2699 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2699/2699 places, 30925/30925 transitions.
Applied a total of 0 rules in 1138 ms. Remains 2699 /2699 variables (removed 0) and now considering 30925/30925 (removed 0) transitions.
[2023-03-14 08:04:00] [INFO ] Flow matrix only has 1799 transitions (discarded 29126 similar events)
// Phase 1: matrix 1799 rows 2699 cols
[2023-03-14 08:04:00] [INFO ] Computed 900 place invariants in 95 ms
[2023-03-14 08:04:14] [INFO ] Dead Transitions using invariants and state equation in 13801 ms found 3596 transitions.
Found 3596 dead transitions using SMT.
Drop transitions removed 3596 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 3596 transitions.
[2023-03-14 08:04:14] [INFO ] Flow matrix only has 1799 transitions (discarded 25530 similar events)
[2023-03-14 08:04:14] [INFO ] Invariant cache hit.
[2023-03-14 08:04:17] [INFO ] Implicit Places using invariants in 2918 ms returned []
Implicit Place search using SMT only with invariants took 2919 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 2699/2699 places, 27329/30925 transitions.
Discarding 804 places :
Symmetric choice reduction at 0 with 804 rule applications. Total rules 804 place count 1895 transition count 15137
Iterating global reduction 0 with 804 rules applied. Total rules applied 1608 place count 1895 transition count 15137
Ensure Unique test removed 6757 transitions
Reduce isomorphic transitions removed 6757 transitions.
Iterating post reduction 0 with 6757 rules applied. Total rules applied 8365 place count 1895 transition count 8380
Drop transitions removed 71 transitions
Redundant transition composition rules discarded 71 transitions
Iterating global reduction 1 with 71 rules applied. Total rules applied 8436 place count 1895 transition count 8309
Applied a total of 8436 rules in 1593 ms. Remains 1895 /2699 variables (removed 804) and now considering 8309/27329 (removed 19020) transitions.
[2023-03-14 08:04:18] [INFO ] Flow matrix only has 995 transitions (discarded 7314 similar events)
// Phase 1: matrix 995 rows 1895 cols
[2023-03-14 08:04:18] [INFO ] Computed 900 place invariants in 50 ms
[2023-03-14 08:04:20] [INFO ] Implicit Places using invariants in 1828 ms returned []
[2023-03-14 08:04:20] [INFO ] Flow matrix only has 995 transitions (discarded 7314 similar events)
[2023-03-14 08:04:20] [INFO ] Invariant cache hit.
[2023-03-14 08:04:21] [INFO ] State equation strengthened by 986 read => feed constraints.
[2023-03-14 08:04:30] [INFO ] Implicit Places using invariants and state equation in 9860 ms returned []
Implicit Place search using SMT with State Equation took 11690 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 1895/2699 places, 8309/30925 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 31257 ms. Remains : 1895/2699 places, 8309/30925 transitions.
Support contains 194 out of 1895 places after structural reductions.
[2023-03-14 08:04:31] [INFO ] Flatten gal took : 539 ms
[2023-03-14 08:04:31] [INFO ] Flatten gal took : 328 ms
[2023-03-14 08:04:32] [INFO ] Input system was already deterministic with 8309 transitions.
Incomplete random walk after 10000 steps, including 28 resets, run finished after 869 ms. (steps per millisecond=11 ) properties (out of 76) seen :61
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Running SMT prover for 15 properties.
[2023-03-14 08:04:33] [INFO ] Flow matrix only has 995 transitions (discarded 7314 similar events)
[2023-03-14 08:04:33] [INFO ] Invariant cache hit.
[2023-03-14 08:04:34] [INFO ] [Real]Absence check using 900 positive place invariants in 158 ms returned sat
[2023-03-14 08:04:35] [INFO ] After 798ms SMT Verify possible using state equation in real domain returned unsat :11 sat :1 real:3
[2023-03-14 08:04:35] [INFO ] State equation strengthened by 986 read => feed constraints.
[2023-03-14 08:04:35] [INFO ] After 385ms SMT Verify possible using 986 Read/Feed constraints in real domain returned unsat :11 sat :0 real:4
[2023-03-14 08:04:35] [INFO ] After 2205ms SMT Verify possible using all constraints in real domain returned unsat :11 sat :0 real:4
[2023-03-14 08:04:36] [INFO ] [Nat]Absence check using 900 positive place invariants in 154 ms returned sat
[2023-03-14 08:04:36] [INFO ] After 808ms SMT Verify possible using state equation in natural domain returned unsat :11 sat :4
[2023-03-14 08:04:37] [INFO ] After 586ms SMT Verify possible using 986 Read/Feed constraints in natural domain returned unsat :11 sat :4
[2023-03-14 08:04:37] [INFO ] After 1027ms SMT Verify possible using trap constraints in natural domain returned unsat :11 sat :4
Attempting to minimize the solution found.
Minimization took 283 ms.
[2023-03-14 08:04:38] [INFO ] After 2702ms SMT Verify possible using all constraints in natural domain returned unsat :11 sat :4
Fused 15 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 11 ms.
Support contains 13 out of 1895 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 89 places :
Symmetric choice reduction at 0 with 89 rule applications. Total rules 89 place count 1806 transition count 7555
Iterating global reduction 0 with 89 rules applied. Total rules applied 178 place count 1806 transition count 7555
Ensure Unique test removed 684 transitions
Reduce isomorphic transitions removed 684 transitions.
Iterating post reduction 0 with 684 rules applied. Total rules applied 862 place count 1806 transition count 6871
Applied a total of 862 rules in 4176 ms. Remains 1806 /1895 variables (removed 89) and now considering 6871/8309 (removed 1438) transitions.
[2023-03-14 08:04:42] [INFO ] Flow matrix only has 906 transitions (discarded 5965 similar events)
// Phase 1: matrix 906 rows 1806 cols
[2023-03-14 08:04:42] [INFO ] Computed 900 place invariants in 26 ms
[2023-03-14 08:04:45] [INFO ] Dead Transitions using invariants and state equation in 2975 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7163 ms. Remains : 1806/1895 places, 6871/8309 transitions.
Incomplete random walk after 10000 steps, including 36 resets, run finished after 596 ms. (steps per millisecond=16 ) properties (out of 4) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 136 ms. (steps per millisecond=73 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 125 ms. (steps per millisecond=80 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-14 08:04:46] [INFO ] Flow matrix only has 906 transitions (discarded 5965 similar events)
[2023-03-14 08:04:46] [INFO ] Invariant cache hit.
[2023-03-14 08:04:46] [INFO ] [Real]Absence check using 900 positive place invariants in 150 ms returned sat
[2023-03-14 08:04:47] [INFO ] After 1063ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-14 08:04:47] [INFO ] [Nat]Absence check using 900 positive place invariants in 147 ms returned sat
[2023-03-14 08:04:48] [INFO ] After 629ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-14 08:04:48] [INFO ] State equation strengthened by 898 read => feed constraints.
[2023-03-14 08:04:48] [INFO ] After 192ms SMT Verify possible using 898 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-14 08:04:48] [INFO ] After 377ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 115 ms.
[2023-03-14 08:04:48] [INFO ] After 1586ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 2 ms.
Support contains 9 out of 1806 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1806/1806 places, 6871/6871 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 1804 transition count 6858
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 1804 transition count 6858
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 0 with 13 rules applied. Total rules applied 17 place count 1804 transition count 6845
Applied a total of 17 rules in 3392 ms. Remains 1804 /1806 variables (removed 2) and now considering 6845/6871 (removed 26) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3393 ms. Remains : 1804/1806 places, 6845/6871 transitions.
Incomplete random walk after 10000 steps, including 33 resets, run finished after 518 ms. (steps per millisecond=19 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 122 ms. (steps per millisecond=81 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 122 ms. (steps per millisecond=81 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 66825 steps, run timeout after 3001 ms. (steps per millisecond=22 ) properties seen :{}
Probabilistic random walk after 66825 steps, saw 61680 distinct states, run finished after 3003 ms. (steps per millisecond=22 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-14 08:04:56] [INFO ] Flow matrix only has 904 transitions (discarded 5941 similar events)
// Phase 1: matrix 904 rows 1804 cols
[2023-03-14 08:04:56] [INFO ] Computed 900 place invariants in 25 ms
[2023-03-14 08:04:56] [INFO ] [Real]Absence check using 900 positive place invariants in 153 ms returned sat
[2023-03-14 08:04:57] [INFO ] After 1071ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-14 08:04:57] [INFO ] [Nat]Absence check using 900 positive place invariants in 145 ms returned sat
[2023-03-14 08:04:58] [INFO ] After 625ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-14 08:04:58] [INFO ] State equation strengthened by 896 read => feed constraints.
[2023-03-14 08:04:58] [INFO ] After 194ms SMT Verify possible using 896 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-14 08:04:58] [INFO ] After 374ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 118 ms.
[2023-03-14 08:04:58] [INFO ] After 1563ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 3 ms.
Support contains 9 out of 1804 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1804/1804 places, 6845/6845 transitions.
Applied a total of 0 rules in 3190 ms. Remains 1804 /1804 variables (removed 0) and now considering 6845/6845 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3191 ms. Remains : 1804/1804 places, 6845/6845 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1804/1804 places, 6845/6845 transitions.
Applied a total of 0 rules in 3231 ms. Remains 1804 /1804 variables (removed 0) and now considering 6845/6845 (removed 0) transitions.
[2023-03-14 08:05:05] [INFO ] Flow matrix only has 904 transitions (discarded 5941 similar events)
[2023-03-14 08:05:05] [INFO ] Invariant cache hit.
[2023-03-14 08:05:07] [INFO ] Implicit Places using invariants in 1783 ms returned []
[2023-03-14 08:05:07] [INFO ] Flow matrix only has 904 transitions (discarded 5941 similar events)
[2023-03-14 08:05:07] [INFO ] Invariant cache hit.
[2023-03-14 08:05:07] [INFO ] State equation strengthened by 896 read => feed constraints.
[2023-03-14 08:05:14] [INFO ] Implicit Places using invariants and state equation in 7897 ms returned []
Implicit Place search using SMT with State Equation took 9682 ms to find 0 implicit places.
[2023-03-14 08:05:15] [INFO ] Redundant transitions in 730 ms returned []
[2023-03-14 08:05:15] [INFO ] Flow matrix only has 904 transitions (discarded 5941 similar events)
[2023-03-14 08:05:15] [INFO ] Invariant cache hit.
[2023-03-14 08:05:18] [INFO ] Dead Transitions using invariants and state equation in 3143 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 16815 ms. Remains : 1804/1804 places, 6845/6845 transitions.
Graph (complete) has 1802 edges and 1804 vertex of which 13 are kept as prefixes of interest. Removing 1791 places using SCC suffix rule.2 ms
Discarding 1791 places :
Also discarding 6747 output transitions
Drop transitions removed 6747 transitions
Drop transitions removed 32 transitions
Ensure Unique test removed 57 transitions
Reduce isomorphic transitions removed 89 transitions.
Iterating post reduction 0 with 89 rules applied. Total rules applied 90 place count 13 transition count 9
Applied a total of 90 rules in 11 ms. Remains 13 /1804 variables (removed 1791) and now considering 9/6845 (removed 6836) transitions.
Running SMT prover for 2 properties.
// Phase 1: matrix 9 rows 13 cols
[2023-03-14 08:05:18] [INFO ] Computed 4 place invariants in 0 ms
[2023-03-14 08:05:18] [INFO ] [Real]Absence check using 4 positive place invariants in 0 ms returned sat
[2023-03-14 08:05:18] [INFO ] After 5ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2
[2023-03-14 08:05:18] [INFO ] After 9ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-14 08:05:18] [INFO ] After 40ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :2
Successfully simplified 11 atomic propositions for a total of 16 simplifications.
[2023-03-14 08:05:19] [INFO ] Flatten gal took : 244 ms
[2023-03-14 08:05:19] [INFO ] Flatten gal took : 275 ms
[2023-03-14 08:05:19] [INFO ] Input system was already deterministic with 8309 transitions.
Support contains 130 out of 1895 places (down from 134) after GAL structural reductions.
Computed a total of 1895 stabilizing places and 8309 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1895 transition count 8309
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 94 places :
Symmetric choice reduction at 0 with 94 rule applications. Total rules 94 place count 1801 transition count 7517
Iterating global reduction 0 with 94 rules applied. Total rules applied 188 place count 1801 transition count 7517
Ensure Unique test removed 720 transitions
Reduce isomorphic transitions removed 720 transitions.
Iterating post reduction 0 with 720 rules applied. Total rules applied 908 place count 1801 transition count 6797
Applied a total of 908 rules in 408 ms. Remains 1801 /1895 variables (removed 94) and now considering 6797/8309 (removed 1512) transitions.
[2023-03-14 08:05:20] [INFO ] Flow matrix only has 901 transitions (discarded 5896 similar events)
// Phase 1: matrix 901 rows 1801 cols
[2023-03-14 08:05:20] [INFO ] Computed 900 place invariants in 22 ms
[2023-03-14 08:05:23] [INFO ] Dead Transitions using invariants and state equation in 3002 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3421 ms. Remains : 1801/1895 places, 6797/8309 transitions.
[2023-03-14 08:05:23] [INFO ] Flatten gal took : 179 ms
[2023-03-14 08:05:23] [INFO ] Flatten gal took : 197 ms
[2023-03-14 08:05:24] [INFO ] Input system was already deterministic with 6797 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 88 places :
Symmetric choice reduction at 0 with 88 rule applications. Total rules 88 place count 1807 transition count 7568
Iterating global reduction 0 with 88 rules applied. Total rules applied 176 place count 1807 transition count 7568
Ensure Unique test removed 675 transitions
Reduce isomorphic transitions removed 675 transitions.
Iterating post reduction 0 with 675 rules applied. Total rules applied 851 place count 1807 transition count 6893
Applied a total of 851 rules in 3733 ms. Remains 1807 /1895 variables (removed 88) and now considering 6893/8309 (removed 1416) transitions.
[2023-03-14 08:05:27] [INFO ] Flow matrix only has 907 transitions (discarded 5986 similar events)
// Phase 1: matrix 907 rows 1807 cols
[2023-03-14 08:05:27] [INFO ] Computed 900 place invariants in 32 ms
[2023-03-14 08:05:30] [INFO ] Dead Transitions using invariants and state equation in 2890 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6624 ms. Remains : 1807/1895 places, 6893/8309 transitions.
[2023-03-14 08:05:30] [INFO ] Flatten gal took : 177 ms
[2023-03-14 08:05:31] [INFO ] Flatten gal took : 197 ms
[2023-03-14 08:05:31] [INFO ] Input system was already deterministic with 6893 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 87 places :
Symmetric choice reduction at 0 with 87 rule applications. Total rules 87 place count 1808 transition count 7575
Iterating global reduction 0 with 87 rules applied. Total rules applied 174 place count 1808 transition count 7575
Ensure Unique test removed 666 transitions
Reduce isomorphic transitions removed 666 transitions.
Iterating post reduction 0 with 666 rules applied. Total rules applied 840 place count 1808 transition count 6909
Applied a total of 840 rules in 371 ms. Remains 1808 /1895 variables (removed 87) and now considering 6909/8309 (removed 1400) transitions.
[2023-03-14 08:05:31] [INFO ] Flow matrix only has 908 transitions (discarded 6001 similar events)
// Phase 1: matrix 908 rows 1808 cols
[2023-03-14 08:05:31] [INFO ] Computed 900 place invariants in 24 ms
[2023-03-14 08:05:34] [INFO ] Dead Transitions using invariants and state equation in 2976 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3348 ms. Remains : 1808/1895 places, 6909/8309 transitions.
[2023-03-14 08:05:35] [INFO ] Flatten gal took : 200 ms
[2023-03-14 08:05:35] [INFO ] Flatten gal took : 191 ms
[2023-03-14 08:05:35] [INFO ] Input system was already deterministic with 6909 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 94 places :
Symmetric choice reduction at 0 with 94 rule applications. Total rules 94 place count 1801 transition count 7512
Iterating global reduction 0 with 94 rules applied. Total rules applied 188 place count 1801 transition count 7512
Ensure Unique test removed 721 transitions
Reduce isomorphic transitions removed 721 transitions.
Iterating post reduction 0 with 721 rules applied. Total rules applied 909 place count 1801 transition count 6791
Applied a total of 909 rules in 3432 ms. Remains 1801 /1895 variables (removed 94) and now considering 6791/8309 (removed 1518) transitions.
[2023-03-14 08:05:39] [INFO ] Flow matrix only has 901 transitions (discarded 5890 similar events)
// Phase 1: matrix 901 rows 1801 cols
[2023-03-14 08:05:39] [INFO ] Computed 900 place invariants in 23 ms
[2023-03-14 08:05:41] [INFO ] Dead Transitions using invariants and state equation in 2821 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6254 ms. Remains : 1801/1895 places, 6791/8309 transitions.
[2023-03-14 08:05:42] [INFO ] Flatten gal took : 175 ms
[2023-03-14 08:05:42] [INFO ] Flatten gal took : 195 ms
[2023-03-14 08:05:42] [INFO ] Input system was already deterministic with 6791 transitions.
Incomplete random walk after 10000 steps, including 32 resets, run finished after 441 ms. (steps per millisecond=22 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 136 ms. (steps per millisecond=73 ) properties (out of 1) seen :0
Finished probabilistic random walk after 58485 steps, run visited all 1 properties in 1742 ms. (steps per millisecond=33 )
Probabilistic random walk after 58485 steps, saw 56801 distinct states, run finished after 1743 ms. (steps per millisecond=33 ) properties seen :1
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 94 places :
Symmetric choice reduction at 0 with 94 rule applications. Total rules 94 place count 1801 transition count 7515
Iterating global reduction 0 with 94 rules applied. Total rules applied 188 place count 1801 transition count 7515
Ensure Unique test removed 718 transitions
Reduce isomorphic transitions removed 718 transitions.
Iterating post reduction 0 with 718 rules applied. Total rules applied 906 place count 1801 transition count 6797
Applied a total of 906 rules in 3834 ms. Remains 1801 /1895 variables (removed 94) and now considering 6797/8309 (removed 1512) transitions.
[2023-03-14 08:05:48] [INFO ] Flow matrix only has 901 transitions (discarded 5896 similar events)
// Phase 1: matrix 901 rows 1801 cols
[2023-03-14 08:05:48] [INFO ] Computed 900 place invariants in 21 ms
[2023-03-14 08:05:51] [INFO ] Dead Transitions using invariants and state equation in 2963 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6798 ms. Remains : 1801/1895 places, 6797/8309 transitions.
[2023-03-14 08:05:51] [INFO ] Flatten gal took : 194 ms
[2023-03-14 08:05:52] [INFO ] Flatten gal took : 218 ms
[2023-03-14 08:05:52] [INFO ] Input system was already deterministic with 6797 transitions.
Finished random walk after 88 steps, including 0 resets, run visited all 1 properties in 4 ms. (steps per millisecond=22 )
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 94 places :
Symmetric choice reduction at 0 with 94 rule applications. Total rules 94 place count 1801 transition count 7516
Iterating global reduction 0 with 94 rules applied. Total rules applied 188 place count 1801 transition count 7516
Ensure Unique test removed 719 transitions
Reduce isomorphic transitions removed 719 transitions.
Iterating post reduction 0 with 719 rules applied. Total rules applied 907 place count 1801 transition count 6797
Applied a total of 907 rules in 3713 ms. Remains 1801 /1895 variables (removed 94) and now considering 6797/8309 (removed 1512) transitions.
[2023-03-14 08:05:56] [INFO ] Flow matrix only has 901 transitions (discarded 5896 similar events)
// Phase 1: matrix 901 rows 1801 cols
[2023-03-14 08:05:56] [INFO ] Computed 900 place invariants in 20 ms
[2023-03-14 08:05:59] [INFO ] Dead Transitions using invariants and state equation in 2914 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6627 ms. Remains : 1801/1895 places, 6797/8309 transitions.
[2023-03-14 08:05:59] [INFO ] Flatten gal took : 175 ms
[2023-03-14 08:05:59] [INFO ] Flatten gal took : 196 ms
[2023-03-14 08:06:00] [INFO ] Input system was already deterministic with 6797 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 90 places :
Symmetric choice reduction at 0 with 90 rule applications. Total rules 90 place count 1805 transition count 7550
Iterating global reduction 0 with 90 rules applied. Total rules applied 180 place count 1805 transition count 7550
Ensure Unique test removed 695 transitions
Reduce isomorphic transitions removed 695 transitions.
Iterating post reduction 0 with 695 rules applied. Total rules applied 875 place count 1805 transition count 6855
Applied a total of 875 rules in 3623 ms. Remains 1805 /1895 variables (removed 90) and now considering 6855/8309 (removed 1454) transitions.
[2023-03-14 08:06:03] [INFO ] Flow matrix only has 905 transitions (discarded 5950 similar events)
// Phase 1: matrix 905 rows 1805 cols
[2023-03-14 08:06:03] [INFO ] Computed 900 place invariants in 20 ms
[2023-03-14 08:06:06] [INFO ] Dead Transitions using invariants and state equation in 3100 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6740 ms. Remains : 1805/1895 places, 6855/8309 transitions.
[2023-03-14 08:06:07] [INFO ] Flatten gal took : 181 ms
[2023-03-14 08:06:07] [INFO ] Flatten gal took : 248 ms
[2023-03-14 08:06:07] [INFO ] Input system was already deterministic with 6855 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 95 places :
Symmetric choice reduction at 0 with 95 rule applications. Total rules 95 place count 1800 transition count 7507
Iterating global reduction 0 with 95 rules applied. Total rules applied 190 place count 1800 transition count 7507
Ensure Unique test removed 726 transitions
Reduce isomorphic transitions removed 726 transitions.
Iterating post reduction 0 with 726 rules applied. Total rules applied 916 place count 1800 transition count 6781
Applied a total of 916 rules in 435 ms. Remains 1800 /1895 variables (removed 95) and now considering 6781/8309 (removed 1528) transitions.
[2023-03-14 08:06:08] [INFO ] Flow matrix only has 900 transitions (discarded 5881 similar events)
// Phase 1: matrix 900 rows 1800 cols
[2023-03-14 08:06:08] [INFO ] Computed 900 place invariants in 26 ms
[2023-03-14 08:06:11] [INFO ] Dead Transitions using invariants and state equation in 2971 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3406 ms. Remains : 1800/1895 places, 6781/8309 transitions.
[2023-03-14 08:06:11] [INFO ] Flatten gal took : 175 ms
[2023-03-14 08:06:11] [INFO ] Flatten gal took : 196 ms
[2023-03-14 08:06:11] [INFO ] Input system was already deterministic with 6781 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 85 places :
Symmetric choice reduction at 0 with 85 rule applications. Total rules 85 place count 1810 transition count 7598
Iterating global reduction 0 with 85 rules applied. Total rules applied 170 place count 1810 transition count 7598
Ensure Unique test removed 653 transitions
Reduce isomorphic transitions removed 653 transitions.
Iterating post reduction 0 with 653 rules applied. Total rules applied 823 place count 1810 transition count 6945
Applied a total of 823 rules in 361 ms. Remains 1810 /1895 variables (removed 85) and now considering 6945/8309 (removed 1364) transitions.
[2023-03-14 08:06:12] [INFO ] Flow matrix only has 910 transitions (discarded 6035 similar events)
// Phase 1: matrix 910 rows 1810 cols
[2023-03-14 08:06:12] [INFO ] Computed 900 place invariants in 22 ms
[2023-03-14 08:06:15] [INFO ] Dead Transitions using invariants and state equation in 2932 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3305 ms. Remains : 1810/1895 places, 6945/8309 transitions.
[2023-03-14 08:06:15] [INFO ] Flatten gal took : 166 ms
[2023-03-14 08:06:15] [INFO ] Flatten gal took : 182 ms
[2023-03-14 08:06:15] [INFO ] Input system was already deterministic with 6945 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 91 places :
Symmetric choice reduction at 0 with 91 rule applications. Total rules 91 place count 1804 transition count 7541
Iterating global reduction 0 with 91 rules applied. Total rules applied 182 place count 1804 transition count 7541
Ensure Unique test removed 702 transitions
Reduce isomorphic transitions removed 702 transitions.
Iterating post reduction 0 with 702 rules applied. Total rules applied 884 place count 1804 transition count 6839
Applied a total of 884 rules in 3525 ms. Remains 1804 /1895 variables (removed 91) and now considering 6839/8309 (removed 1470) transitions.
[2023-03-14 08:06:19] [INFO ] Flow matrix only has 904 transitions (discarded 5935 similar events)
// Phase 1: matrix 904 rows 1804 cols
[2023-03-14 08:06:19] [INFO ] Computed 900 place invariants in 21 ms
[2023-03-14 08:06:22] [INFO ] Dead Transitions using invariants and state equation in 3046 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6572 ms. Remains : 1804/1895 places, 6839/8309 transitions.
[2023-03-14 08:06:22] [INFO ] Flatten gal took : 179 ms
[2023-03-14 08:06:22] [INFO ] Flatten gal took : 251 ms
[2023-03-14 08:06:23] [INFO ] Input system was already deterministic with 6839 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 93 places :
Symmetric choice reduction at 0 with 93 rule applications. Total rules 93 place count 1802 transition count 7524
Iterating global reduction 0 with 93 rules applied. Total rules applied 186 place count 1802 transition count 7524
Ensure Unique test removed 711 transitions
Reduce isomorphic transitions removed 711 transitions.
Iterating post reduction 0 with 711 rules applied. Total rules applied 897 place count 1802 transition count 6813
Applied a total of 897 rules in 3531 ms. Remains 1802 /1895 variables (removed 93) and now considering 6813/8309 (removed 1496) transitions.
[2023-03-14 08:06:26] [INFO ] Flow matrix only has 902 transitions (discarded 5911 similar events)
// Phase 1: matrix 902 rows 1802 cols
[2023-03-14 08:06:26] [INFO ] Computed 900 place invariants in 20 ms
[2023-03-14 08:06:29] [INFO ] Dead Transitions using invariants and state equation in 3006 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6538 ms. Remains : 1802/1895 places, 6813/8309 transitions.
[2023-03-14 08:06:29] [INFO ] Flatten gal took : 181 ms
[2023-03-14 08:06:30] [INFO ] Flatten gal took : 197 ms
[2023-03-14 08:06:30] [INFO ] Input system was already deterministic with 6813 transitions.
Finished random walk after 36 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=18 )
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 82 places :
Symmetric choice reduction at 0 with 82 rule applications. Total rules 82 place count 1813 transition count 7615
Iterating global reduction 0 with 82 rules applied. Total rules applied 164 place count 1813 transition count 7615
Ensure Unique test removed 638 transitions
Reduce isomorphic transitions removed 638 transitions.
Iterating post reduction 0 with 638 rules applied. Total rules applied 802 place count 1813 transition count 6977
Applied a total of 802 rules in 3696 ms. Remains 1813 /1895 variables (removed 82) and now considering 6977/8309 (removed 1332) transitions.
[2023-03-14 08:06:34] [INFO ] Flow matrix only has 913 transitions (discarded 6064 similar events)
// Phase 1: matrix 913 rows 1813 cols
[2023-03-14 08:06:34] [INFO ] Computed 900 place invariants in 18 ms
[2023-03-14 08:06:37] [INFO ] Dead Transitions using invariants and state equation in 2958 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6671 ms. Remains : 1813/1895 places, 6977/8309 transitions.
[2023-03-14 08:06:37] [INFO ] Flatten gal took : 180 ms
[2023-03-14 08:06:37] [INFO ] Flatten gal took : 202 ms
[2023-03-14 08:06:38] [INFO ] Input system was already deterministic with 6977 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 91 places :
Symmetric choice reduction at 0 with 91 rule applications. Total rules 91 place count 1804 transition count 7543
Iterating global reduction 0 with 91 rules applied. Total rules applied 182 place count 1804 transition count 7543
Ensure Unique test removed 698 transitions
Reduce isomorphic transitions removed 698 transitions.
Iterating post reduction 0 with 698 rules applied. Total rules applied 880 place count 1804 transition count 6845
Applied a total of 880 rules in 398 ms. Remains 1804 /1895 variables (removed 91) and now considering 6845/8309 (removed 1464) transitions.
[2023-03-14 08:06:38] [INFO ] Flow matrix only has 904 transitions (discarded 5941 similar events)
// Phase 1: matrix 904 rows 1804 cols
[2023-03-14 08:06:38] [INFO ] Computed 900 place invariants in 24 ms
[2023-03-14 08:06:41] [INFO ] Dead Transitions using invariants and state equation in 3029 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3439 ms. Remains : 1804/1895 places, 6845/8309 transitions.
[2023-03-14 08:06:41] [INFO ] Flatten gal took : 195 ms
[2023-03-14 08:06:41] [INFO ] Flatten gal took : 216 ms
[2023-03-14 08:06:42] [INFO ] Input system was already deterministic with 6845 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 94 places :
Symmetric choice reduction at 0 with 94 rule applications. Total rules 94 place count 1801 transition count 7516
Iterating global reduction 0 with 94 rules applied. Total rules applied 188 place count 1801 transition count 7516
Ensure Unique test removed 719 transitions
Reduce isomorphic transitions removed 719 transitions.
Iterating post reduction 0 with 719 rules applied. Total rules applied 907 place count 1801 transition count 6797
Applied a total of 907 rules in 403 ms. Remains 1801 /1895 variables (removed 94) and now considering 6797/8309 (removed 1512) transitions.
[2023-03-14 08:06:42] [INFO ] Flow matrix only has 901 transitions (discarded 5896 similar events)
// Phase 1: matrix 901 rows 1801 cols
[2023-03-14 08:06:42] [INFO ] Computed 900 place invariants in 24 ms
[2023-03-14 08:06:45] [INFO ] Dead Transitions using invariants and state equation in 2999 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3405 ms. Remains : 1801/1895 places, 6797/8309 transitions.
[2023-03-14 08:06:45] [INFO ] Flatten gal took : 177 ms
[2023-03-14 08:06:46] [INFO ] Flatten gal took : 198 ms
[2023-03-14 08:06:46] [INFO ] Input system was already deterministic with 6797 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1895/1895 places, 8309/8309 transitions.
Discarding 91 places :
Symmetric choice reduction at 0 with 91 rule applications. Total rules 91 place count 1804 transition count 7541
Iterating global reduction 0 with 91 rules applied. Total rules applied 182 place count 1804 transition count 7541
Ensure Unique test removed 696 transitions
Reduce isomorphic transitions removed 696 transitions.
Iterating post reduction 0 with 696 rules applied. Total rules applied 878 place count 1804 transition count 6845
Applied a total of 878 rules in 401 ms. Remains 1804 /1895 variables (removed 91) and now considering 6845/8309 (removed 1464) transitions.
[2023-03-14 08:06:46] [INFO ] Flow matrix only has 904 transitions (discarded 5941 similar events)
// Phase 1: matrix 904 rows 1804 cols
[2023-03-14 08:06:46] [INFO ] Computed 900 place invariants in 28 ms
[2023-03-14 08:06:49] [INFO ] Dead Transitions using invariants and state equation in 2844 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3246 ms. Remains : 1804/1895 places, 6845/8309 transitions.
[2023-03-14 08:06:49] [INFO ] Flatten gal took : 169 ms
[2023-03-14 08:06:50] [INFO ] Flatten gal took : 198 ms
[2023-03-14 08:06:50] [INFO ] Input system was already deterministic with 6845 transitions.
[2023-03-14 08:06:50] [INFO ] Flatten gal took : 241 ms
[2023-03-14 08:06:51] [INFO ] Flatten gal took : 254 ms
[2023-03-14 08:06:51] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-14 08:06:51] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1895 places, 8309 transitions and 58141 arcs took 52 ms.
Total runtime 173632 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PhaseVariation-PT-D30CS100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 14994704 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16218196 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 17 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 12
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 20 (type CNST) for 19 PhaseVariation-PT-D30CS100-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 20 (type CNST) for PhaseVariation-PT-D30CS100-CTLFireability-08
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 22 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 12
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 27 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 12
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 32 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 37 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 12
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 42 (type EXCL) for 12 PhaseVariation-PT-D30CS100-CTLFireability-07
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 40 (type FNDP) for 12 PhaseVariation-PT-D30CS100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 41 (type EQUN) for 12 PhaseVariation-PT-D30CS100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 43 (type SRCH) for 12 PhaseVariation-PT-D30CS100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 43 (type SRCH) for PhaseVariation-PT-D30CS100-CTLFireability-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 42 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-07
lola: result : true
lola: markings : 14
lola: fired transitions : 13
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 40 (type FNDP) for PhaseVariation-PT-D30CS100-CTLFireability-07 (obsolete)
lola: CANCELED task # 41 (type EQUN) for PhaseVariation-PT-D30CS100-CTLFireability-07 (obsolete)
lola: FINISHED task # 40 (type FNDP) for PhaseVariation-PT-D30CS100-CTLFireability-07
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/374/CTLFireability-41.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 42 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 12
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 38 (type EXCL) for 37 PhaseVariation-PT-D30CS100-CTLFireability-15
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 1/355 1/32 PhaseVariation-PT-D30CS100-CTLFireability-15 5900 m, 1180 m/sec, 15391 t fired, .
Time elapsed: 47 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 12
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 38 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-15
lola: result : false
lola: markings : 8466
lola: fired transitions : 22386
lola: time used : 3.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 PhaseVariation-PT-D30CS100-CTLFireability-14
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 3/394 1/32 PhaseVariation-PT-D30CS100-CTLFireability-14 18387 m, 3677 m/sec, 428208 t fired, .
Time elapsed: 52 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 8/394 1/32 PhaseVariation-PT-D30CS100-CTLFireability-14 45159 m, 5354 m/sec, 1164258 t fired, .
Time elapsed: 57 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 12
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 13/394 2/32 PhaseVariation-PT-D30CS100-CTLFireability-14 69635 m, 4895 m/sec, 1913668 t fired, .
Time elapsed: 62 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 18/394 2/32 PhaseVariation-PT-D30CS100-CTLFireability-14 94709 m, 5014 m/sec, 2659703 t fired, .
Time elapsed: 67 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 23/394 3/32 PhaseVariation-PT-D30CS100-CTLFireability-14 117879 m, 4634 m/sec, 3416167 t fired, .
Time elapsed: 72 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 28/394 3/32 PhaseVariation-PT-D30CS100-CTLFireability-14 141441 m, 4712 m/sec, 4170650 t fired, .
Time elapsed: 77 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 33/394 4/32 PhaseVariation-PT-D30CS100-CTLFireability-14 165627 m, 4837 m/sec, 4922664 t fired, .
Time elapsed: 82 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 38/394 4/32 PhaseVariation-PT-D30CS100-CTLFireability-14 188923 m, 4659 m/sec, 5677555 t fired, .
Time elapsed: 87 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 43/394 4/32 PhaseVariation-PT-D30CS100-CTLFireability-14 211470 m, 4509 m/sec, 6434612 t fired, .
Time elapsed: 92 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 48/394 5/32 PhaseVariation-PT-D30CS100-CTLFireability-14 233503 m, 4406 m/sec, 7193769 t fired, .
Time elapsed: 97 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 53/394 5/32 PhaseVariation-PT-D30CS100-CTLFireability-14 254487 m, 4196 m/sec, 7960250 t fired, .
Time elapsed: 102 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 58/394 6/32 PhaseVariation-PT-D30CS100-CTLFireability-14 277458 m, 4594 m/sec, 8715929 t fired, .
Time elapsed: 107 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 63/394 6/32 PhaseVariation-PT-D30CS100-CTLFireability-14 301537 m, 4815 m/sec, 9467163 t fired, .
Time elapsed: 112 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 68/394 6/32 PhaseVariation-PT-D30CS100-CTLFireability-14 324543 m, 4601 m/sec, 10227696 t fired, .
Time elapsed: 117 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 73/394 7/32 PhaseVariation-PT-D30CS100-CTLFireability-14 347201 m, 4531 m/sec, 10992264 t fired, .
Time elapsed: 122 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 78/394 7/32 PhaseVariation-PT-D30CS100-CTLFireability-14 369127 m, 4385 m/sec, 11756763 t fired, .
Time elapsed: 127 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 83/394 8/32 PhaseVariation-PT-D30CS100-CTLFireability-14 390173 m, 4209 m/sec, 12527819 t fired, .
Time elapsed: 132 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 88/394 8/32 PhaseVariation-PT-D30CS100-CTLFireability-14 412381 m, 4441 m/sec, 13291432 t fired, .
Time elapsed: 137 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 93/394 8/32 PhaseVariation-PT-D30CS100-CTLFireability-14 434365 m, 4396 m/sec, 14052735 t fired, .
Time elapsed: 142 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 98/394 9/32 PhaseVariation-PT-D30CS100-CTLFireability-14 455391 m, 4205 m/sec, 14824336 t fired, .
Time elapsed: 147 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 103/394 9/32 PhaseVariation-PT-D30CS100-CTLFireability-14 476037 m, 4129 m/sec, 15595218 t fired, .
Time elapsed: 152 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 108/394 10/32 PhaseVariation-PT-D30CS100-CTLFireability-14 496223 m, 4037 m/sec, 16365163 t fired, .
Time elapsed: 157 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 113/394 10/32 PhaseVariation-PT-D30CS100-CTLFireability-14 515911 m, 3937 m/sec, 17142512 t fired, .
Time elapsed: 162 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 118/394 10/32 PhaseVariation-PT-D30CS100-CTLFireability-14 538001 m, 4418 m/sec, 17907119 t fired, .
Time elapsed: 167 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 123/394 11/32 PhaseVariation-PT-D30CS100-CTLFireability-14 561995 m, 4798 m/sec, 18660354 t fired, .
Time elapsed: 172 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 128/394 11/32 PhaseVariation-PT-D30CS100-CTLFireability-14 584539 m, 4508 m/sec, 19419933 t fired, .
Time elapsed: 177 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 133/394 12/32 PhaseVariation-PT-D30CS100-CTLFireability-14 606835 m, 4459 m/sec, 20182331 t fired, .
Time elapsed: 182 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 138/394 12/32 PhaseVariation-PT-D30CS100-CTLFireability-14 628711 m, 4375 m/sec, 20943516 t fired, .
Time elapsed: 187 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 143/394 12/32 PhaseVariation-PT-D30CS100-CTLFireability-14 649329 m, 4123 m/sec, 21715090 t fired, .
Time elapsed: 192 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 148/394 13/32 PhaseVariation-PT-D30CS100-CTLFireability-14 671583 m, 4450 m/sec, 22480688 t fired, .
Time elapsed: 197 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 153/394 13/32 PhaseVariation-PT-D30CS100-CTLFireability-14 693927 m, 4468 m/sec, 23238922 t fired, .
Time elapsed: 202 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 158/394 14/32 PhaseVariation-PT-D30CS100-CTLFireability-14 715191 m, 4252 m/sec, 24008606 t fired, .
Time elapsed: 207 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 163/394 14/32 PhaseVariation-PT-D30CS100-CTLFireability-14 736337 m, 4229 m/sec, 24780465 t fired, .
Time elapsed: 212 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 168/394 14/32 PhaseVariation-PT-D30CS100-CTLFireability-14 756819 m, 4096 m/sec, 25549466 t fired, .
Time elapsed: 217 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 173/394 15/32 PhaseVariation-PT-D30CS100-CTLFireability-14 776707 m, 3977 m/sec, 26328952 t fired, .
Time elapsed: 222 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 178/394 15/32 PhaseVariation-PT-D30CS100-CTLFireability-14 797131 m, 4084 m/sec, 27092505 t fired, .
Time elapsed: 227 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 183/394 16/32 PhaseVariation-PT-D30CS100-CTLFireability-14 818627 m, 4299 m/sec, 27848533 t fired, .
Time elapsed: 232 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 188/394 16/32 PhaseVariation-PT-D30CS100-CTLFireability-14 839747 m, 4224 m/sec, 28611681 t fired, .
Time elapsed: 237 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 193/394 16/32 PhaseVariation-PT-D30CS100-CTLFireability-14 860165 m, 4083 m/sec, 29377245 t fired, .
Time elapsed: 242 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 198/394 17/32 PhaseVariation-PT-D30CS100-CTLFireability-14 880335 m, 4034 m/sec, 30144202 t fired, .
Time elapsed: 247 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 203/394 17/32 PhaseVariation-PT-D30CS100-CTLFireability-14 899817 m, 3896 m/sec, 30914878 t fired, .
Time elapsed: 252 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 208/394 17/32 PhaseVariation-PT-D30CS100-CTLFireability-14 918549 m, 3746 m/sec, 31696840 t fired, .
Time elapsed: 257 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 213/394 18/32 PhaseVariation-PT-D30CS100-CTLFireability-14 939947 m, 4279 m/sec, 32465862 t fired, .
Time elapsed: 262 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 218/394 18/32 PhaseVariation-PT-D30CS100-CTLFireability-14 960073 m, 4025 m/sec, 33234876 t fired, .
Time elapsed: 267 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 223/394 18/32 PhaseVariation-PT-D30CS100-CTLFireability-14 979703 m, 3926 m/sec, 34012717 t fired, .
Time elapsed: 272 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 228/394 19/32 PhaseVariation-PT-D30CS100-CTLFireability-14 998929 m, 3845 m/sec, 34784452 t fired, .
Time elapsed: 277 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 233/394 19/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1017543 m, 3722 m/sec, 35561313 t fired, .
Time elapsed: 282 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 238/394 20/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1036219 m, 3735 m/sec, 36341093 t fired, .
Time elapsed: 287 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 243/394 20/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1055907 m, 3937 m/sec, 37113833 t fired, .
Time elapsed: 292 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 248/394 20/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1080153 m, 4849 m/sec, 37862119 t fired, .
Time elapsed: 297 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 253/394 21/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1103073 m, 4584 m/sec, 38620543 t fired, .
Time elapsed: 302 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 258/394 21/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1125367 m, 4458 m/sec, 39380471 t fired, .
Time elapsed: 307 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 263/394 22/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1147159 m, 4358 m/sec, 40138718 t fired, .
Time elapsed: 312 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 268/394 22/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1168105 m, 4189 m/sec, 40902324 t fired, .
Time elapsed: 317 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 273/394 22/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1189129 m, 4204 m/sec, 41664531 t fired, .
Time elapsed: 322 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 278/394 23/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1211097 m, 4393 m/sec, 42420349 t fired, .
Time elapsed: 327 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 283/394 23/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1231931 m, 4166 m/sec, 43184735 t fired, .
Time elapsed: 332 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 288/394 23/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1252307 m, 4075 m/sec, 43950095 t fired, .
Time elapsed: 337 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 293/394 24/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1272707 m, 4080 m/sec, 44714179 t fired, .
Time elapsed: 342 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 298/394 24/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1292153 m, 3889 m/sec, 45485153 t fired, .
Time elapsed: 347 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 303/394 25/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1310611 m, 3691 m/sec, 46257338 t fired, .
Time elapsed: 352 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 308/394 25/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1333345 m, 4546 m/sec, 47011143 t fired, .
Time elapsed: 357 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 313/394 25/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1355225 m, 4376 m/sec, 47770539 t fired, .
Time elapsed: 362 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 318/394 26/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1375943 m, 4143 m/sec, 48533294 t fired, .
Time elapsed: 367 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 323/394 26/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1397055 m, 4222 m/sec, 49297843 t fired, .
Time elapsed: 372 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 328/394 26/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1417175 m, 4024 m/sec, 50062694 t fired, .
Time elapsed: 377 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 333/394 27/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1436641 m, 3893 m/sec, 50832115 t fired, .
Time elapsed: 382 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 338/394 27/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1457051 m, 4082 m/sec, 51599554 t fired, .
Time elapsed: 387 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 343/394 28/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1477131 m, 4016 m/sec, 52365030 t fired, .
Time elapsed: 392 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 348/394 28/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1497165 m, 4006 m/sec, 53135424 t fired, .
Time elapsed: 397 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 353/394 28/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1516387 m, 3844 m/sec, 53907779 t fired, .
Time elapsed: 402 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 358/394 29/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1535479 m, 3818 m/sec, 54681627 t fired, .
Time elapsed: 407 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 363/394 29/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1553913 m, 3686 m/sec, 55456799 t fired, .
Time elapsed: 412 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 368/394 29/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1571736 m, 3564 m/sec, 56233479 t fired, .
Time elapsed: 417 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 373/394 30/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1593129 m, 4278 m/sec, 56980735 t fired, .
Time elapsed: 422 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 378/394 30/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1614207 m, 4215 m/sec, 57733128 t fired, .
Time elapsed: 427 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 383/394 30/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1634149 m, 3988 m/sec, 58492131 t fired, .
Time elapsed: 432 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 388/394 31/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1654119 m, 3994 m/sec, 59250518 t fired, .
Time elapsed: 437 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 393/394 31/32 PhaseVariation-PT-D30CS100-CTLFireability-14 1673515 m, 3879 m/sec, 60010124 t fired, .
Time elapsed: 442 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 35 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-14 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 32 (type EXCL) for 31 PhaseVariation-PT-D30CS100-CTLFireability-13
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 35 (type EXCL) for 34 PhaseVariation-PT-D30CS100-CTLFireability-14
lola: time limit : 3153 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/394 1/32 PhaseVariation-PT-D30CS100-CTLFireability-13 29428 m, 5885 m/sec, 714381 t fired, .
35 CTL EXCL 5/3153 1/5 PhaseVariation-PT-D30CS100-CTLFireability-14 29239 m, -328855 m/sec, 711214 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/394 2/32 PhaseVariation-PT-D30CS100-CTLFireability-13 55096 m, 5133 m/sec, 1461927 t fired, .
35 CTL EXCL 10/350 2/5 PhaseVariation-PT-D30CS100-CTLFireability-14 54851 m, 5122 m/sec, 1457607 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/394 2/32 PhaseVariation-PT-D30CS100-CTLFireability-13 79944 m, 4969 m/sec, 2209031 t fired, .
35 CTL EXCL 15/350 2/5 PhaseVariation-PT-D30CS100-CTLFireability-14 79979 m, 5025 m/sec, 2211958 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/394 2/32 PhaseVariation-PT-D30CS100-CTLFireability-13 104124 m, 4836 m/sec, 2958090 t fired, .
35 CTL EXCL 20/350 2/5 PhaseVariation-PT-D30CS100-CTLFireability-14 104527 m, 4909 m/sec, 2971549 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/394 3/32 PhaseVariation-PT-D30CS100-CTLFireability-13 126680 m, 4511 m/sec, 3709878 t fired, .
35 CTL EXCL 25/350 3/5 PhaseVariation-PT-D30CS100-CTLFireability-14 127213 m, 4537 m/sec, 3730126 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/394 3/32 PhaseVariation-PT-D30CS100-CTLFireability-13 150932 m, 4850 m/sec, 4455965 t fired, .
35 CTL EXCL 30/350 3/5 PhaseVariation-PT-D30CS100-CTLFireability-14 151737 m, 4904 m/sec, 4479967 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/394 4/32 PhaseVariation-PT-D30CS100-CTLFireability-13 174940 m, 4801 m/sec, 5205657 t fired, .
35 CTL EXCL 35/350 4/5 PhaseVariation-PT-D30CS100-CTLFireability-14 175617 m, 4776 m/sec, 5231095 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/394 4/32 PhaseVariation-PT-D30CS100-CTLFireability-13 197030 m, 4418 m/sec, 5965801 t fired, .
35 CTL EXCL 40/350 4/5 PhaseVariation-PT-D30CS100-CTLFireability-14 197673 m, 4411 m/sec, 5994717 t fired, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/394 5/32 PhaseVariation-PT-D30CS100-CTLFireability-13 220030 m, 4600 m/sec, 6717975 t fired, .
35 CTL EXCL 45/350 5/5 PhaseVariation-PT-D30CS100-CTLFireability-14 220863 m, 4638 m/sec, 6748633 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/394 5/32 PhaseVariation-PT-D30CS100-CTLFireability-13 241582 m, 4310 m/sec, 7477356 t fired, .
35 CTL EXCL 50/350 5/5 PhaseVariation-PT-D30CS100-CTLFireability-14 242495 m, 4326 m/sec, 7513805 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/394 5/32 PhaseVariation-PT-D30CS100-CTLFireability-13 261908 m, 4065 m/sec, 8245224 t fired, .
35 CTL EXCL 55/350 5/5 PhaseVariation-PT-D30CS100-CTLFireability-14 262793 m, 4059 m/sec, 8285256 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
lola: CANCELED task # 35 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/394 6/32 PhaseVariation-PT-D30CS100-CTLFireability-13 286652 m, 4948 m/sec, 8992209 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/394 6/32 PhaseVariation-PT-D30CS100-CTLFireability-13 310230 m, 4715 m/sec, 9747975 t fired, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/394 7/32 PhaseVariation-PT-D30CS100-CTLFireability-13 332856 m, 4525 m/sec, 10508100 t fired, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/394 7/32 PhaseVariation-PT-D30CS100-CTLFireability-13 355364 m, 4501 m/sec, 11267914 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/394 7/32 PhaseVariation-PT-D30CS100-CTLFireability-13 376822 m, 4291 m/sec, 12033927 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 85/394 8/32 PhaseVariation-PT-D30CS100-CTLFireability-13 397834 m, 4202 m/sec, 12800283 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 90/394 8/32 PhaseVariation-PT-D30CS100-CTLFireability-13 420424 m, 4518 m/sec, 13559599 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 95/394 9/32 PhaseVariation-PT-D30CS100-CTLFireability-13 441900 m, 4295 m/sec, 14326938 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 100/394 9/32 PhaseVariation-PT-D30CS100-CTLFireability-13 462570 m, 4134 m/sec, 15095277 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 105/394 9/32 PhaseVariation-PT-D30CS100-CTLFireability-13 483406 m, 4167 m/sec, 15863261 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 110/394 10/32 PhaseVariation-PT-D30CS100-CTLFireability-13 503316 m, 3982 m/sec, 16636121 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 115/394 10/32 PhaseVariation-PT-D30CS100-CTLFireability-13 522480 m, 3832 m/sec, 17412056 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 120/394 11/32 PhaseVariation-PT-D30CS100-CTLFireability-13 546536 m, 4811 m/sec, 18165450 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 125/394 11/32 PhaseVariation-PT-D30CS100-CTLFireability-13 570078 m, 4708 m/sec, 18921589 t fired, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 130/394 11/32 PhaseVariation-PT-D30CS100-CTLFireability-13 591704 m, 4325 m/sec, 19685334 t fired, .
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 135/394 12/32 PhaseVariation-PT-D30CS100-CTLFireability-13 614600 m, 4579 m/sec, 20439287 t fired, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 140/394 12/32 PhaseVariation-PT-D30CS100-CTLFireability-13 635580 m, 4196 m/sec, 21191021 t fired, .
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 145/394 13/32 PhaseVariation-PT-D30CS100-CTLFireability-13 655544 m, 3992 m/sec, 21957881 t fired, .
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 150/394 13/32 PhaseVariation-PT-D30CS100-CTLFireability-13 678558 m, 4602 m/sec, 22704647 t fired, .
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 155/394 13/32 PhaseVariation-PT-D30CS100-CTLFireability-13 700188 m, 4326 m/sec, 23455054 t fired, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 160/394 14/32 PhaseVariation-PT-D30CS100-CTLFireability-13 720414 m, 4045 m/sec, 24209905 t fired, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 165/394 14/32 PhaseVariation-PT-D30CS100-CTLFireability-13 741504 m, 4218 m/sec, 24966564 t fired, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 170/394 14/32 PhaseVariation-PT-D30CS100-CTLFireability-13 761848 m, 4068 m/sec, 25735080 t fired, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 175/394 15/32 PhaseVariation-PT-D30CS100-CTLFireability-13 781258 m, 3882 m/sec, 26511630 t fired, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 180/394 15/32 PhaseVariation-PT-D30CS100-CTLFireability-13 802462 m, 4240 m/sec, 27276780 t fired, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 185/394 16/32 PhaseVariation-PT-D30CS100-CTLFireability-13 823784 m, 4264 m/sec, 28027866 t fired, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 191/394 16/32 PhaseVariation-PT-D30CS100-CTLFireability-13 844562 m, 4155 m/sec, 28786814 t fired, .
Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 196/394 16/32 PhaseVariation-PT-D30CS100-CTLFireability-13 864990 m, 4085 m/sec, 29553292 t fired, .
Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 201/394 17/32 PhaseVariation-PT-D30CS100-CTLFireability-13 884874 m, 3976 m/sec, 30326778 t fired, .
Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 206/394 17/32 PhaseVariation-PT-D30CS100-CTLFireability-13 903832 m, 3791 m/sec, 31080085 t fired, .
Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 211/394 17/32 PhaseVariation-PT-D30CS100-CTLFireability-13 922966 m, 3826 m/sec, 31844652 t fired, .
Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 216/394 18/32 PhaseVariation-PT-D30CS100-CTLFireability-13 943682 m, 4143 m/sec, 32605320 t fired, .
Time elapsed: 663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 221/394 18/32 PhaseVariation-PT-D30CS100-CTLFireability-13 963690 m, 4001 m/sec, 33371295 t fired, .
Time elapsed: 668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 226/394 19/32 PhaseVariation-PT-D30CS100-CTLFireability-13 982830 m, 3828 m/sec, 34143893 t fired, .
Time elapsed: 673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 231/394 19/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1001910 m, 3816 m/sec, 34905353 t fired, .
Time elapsed: 678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 236/394 19/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1020662 m, 3750 m/sec, 35678133 t fired, .
Time elapsed: 683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 241/394 20/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1038946 m, 3656 m/sec, 36454337 t fired, .
Time elapsed: 688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 246/394 20/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1059554 m, 4121 m/sec, 37219841 t fired, .
Time elapsed: 693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 251/394 20/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1083162 m, 4721 m/sec, 37968429 t fired, .
Time elapsed: 698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 256/394 21/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1106170 m, 4601 m/sec, 38723038 t fired, .
Time elapsed: 703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 261/394 21/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1128410 m, 4448 m/sec, 39480875 t fired, .
Time elapsed: 708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 266/394 22/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1150063 m, 4330 m/sec, 40239914 t fired, .
Time elapsed: 713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 271/394 22/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1170884 m, 4164 m/sec, 41003988 t fired, .
Time elapsed: 718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 276/394 22/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1192300 m, 4283 m/sec, 41765195 t fired, .
Time elapsed: 723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 281/394 23/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1213752 m, 4290 m/sec, 42522194 t fired, .
Time elapsed: 728 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 286/394 23/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1234840 m, 4217 m/sec, 43286864 t fired, .
Time elapsed: 733 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 291/394 24/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1254876 m, 4007 m/sec, 44045035 t fired, .
Time elapsed: 738 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 296/394 24/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1275202 m, 4065 m/sec, 44810215 t fired, .
Time elapsed: 743 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 301/394 24/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1294524 m, 3864 m/sec, 45582045 t fired, .
Time elapsed: 748 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 306/394 25/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1313074 m, 3710 m/sec, 46353492 t fired, .
Time elapsed: 753 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 311/394 25/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1336109 m, 4607 m/sec, 47103579 t fired, .
Time elapsed: 758 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 316/394 25/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1357834 m, 4345 m/sec, 47862073 t fired, .
Time elapsed: 763 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 321/394 26/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1378382 m, 4109 m/sec, 48627203 t fired, .
Time elapsed: 768 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 326/394 26/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1399756 m, 4274 m/sec, 49393969 t fired, .
Time elapsed: 773 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 331/394 27/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1419714 m, 3991 m/sec, 50158835 t fired, .
Time elapsed: 778 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 336/394 27/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1439182 m, 3893 m/sec, 50933576 t fired, .
Time elapsed: 783 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 341/394 27/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1459692 m, 4102 m/sec, 51704938 t fired, .
Time elapsed: 788 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 346/394 28/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1480250 m, 4111 m/sec, 52474795 t fired, .
Time elapsed: 793 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 351/394 28/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1500118 m, 3973 m/sec, 53250581 t fired, .
Time elapsed: 798 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 356/394 28/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1519522 m, 3880 m/sec, 54027261 t fired, .
Time elapsed: 803 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 361/394 29/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1538489 m, 3793 m/sec, 54806929 t fired, .
Time elapsed: 808 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 366/394 29/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1556996 m, 3701 m/sec, 55588673 t fired, .
Time elapsed: 813 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 371/394 29/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1574910 m, 3582 m/sec, 56373277 t fired, .
Time elapsed: 818 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 376/394 30/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1597655 m, 4549 m/sec, 57131851 t fired, .
Time elapsed: 823 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 381/394 30/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1618769 m, 4222 m/sec, 57899971 t fired, .
Time elapsed: 828 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 386/394 31/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1638594 m, 3965 m/sec, 58673372 t fired, .
Time elapsed: 833 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 391/394 31/32 PhaseVariation-PT-D30CS100-CTLFireability-13 1659287 m, 4138 m/sec, 59443059 t fired, .
Time elapsed: 838 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 32 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-13 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 1 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 843 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 23 (type EXCL) for 22 PhaseVariation-PT-D30CS100-CTLFireability-09
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 32 (type EXCL) for 31 PhaseVariation-PT-D30CS100-CTLFireability-13
lola: time limit : 2757 sec
lola: memory limit: 5 pages
lola: FINISHED task # 23 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-09
lola: result : false
lola: markings : 106
lola: fired transitions : 820
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/393 1/5 PhaseVariation-PT-D30CS100-CTLFireability-13 28797 m, -326098 m/sec, 696006 t fired, .
Time elapsed: 848 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/393 2/5 PhaseVariation-PT-D30CS100-CTLFireability-13 54574 m, 5155 m/sec, 1446693 t fired, .
Time elapsed: 853 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/393 2/5 PhaseVariation-PT-D30CS100-CTLFireability-13 79650 m, 5015 m/sec, 2200770 t fired, .
Time elapsed: 858 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/393 2/5 PhaseVariation-PT-D30CS100-CTLFireability-13 104142 m, 4898 m/sec, 2958540 t fired, .
Time elapsed: 863 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/393 3/5 PhaseVariation-PT-D30CS100-CTLFireability-13 127100 m, 4591 m/sec, 3724060 t fired, .
Time elapsed: 868 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/393 3/5 PhaseVariation-PT-D30CS100-CTLFireability-13 151592 m, 4898 m/sec, 4473904 t fired, .
Time elapsed: 873 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/393 4/5 PhaseVariation-PT-D30CS100-CTLFireability-13 175164 m, 4714 m/sec, 5213072 t fired, .
Time elapsed: 878 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/393 4/5 PhaseVariation-PT-D30CS100-CTLFireability-13 196678 m, 4302 m/sec, 5952195 t fired, .
Time elapsed: 883 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/393 5/5 PhaseVariation-PT-D30CS100-CTLFireability-13 219424 m, 4549 m/sec, 6698017 t fired, .
Time elapsed: 888 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/393 5/5 PhaseVariation-PT-D30CS100-CTLFireability-13 240830 m, 4281 m/sec, 7450505 t fired, .
Time elapsed: 893 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/393 5/5 PhaseVariation-PT-D30CS100-CTLFireability-13 263052 m, 4444 m/sec, 8293084 t fired, .
Time elapsed: 898 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 32 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 903 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 7 (type EXCL) for 6 PhaseVariation-PT-D30CS100-CTLFireability-02
lola: time limit : 449 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/449 1/32 PhaseVariation-PT-D30CS100-CTLFireability-02 48041 m, 9608 m/sec, 727889 t fired, .
Time elapsed: 908 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/449 2/32 PhaseVariation-PT-D30CS100-CTLFireability-02 91021 m, 8596 m/sec, 1486545 t fired, .
Time elapsed: 913 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/449 3/32 PhaseVariation-PT-D30CS100-CTLFireability-02 131257 m, 8047 m/sec, 2250935 t fired, .
Time elapsed: 918 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/449 4/32 PhaseVariation-PT-D30CS100-CTLFireability-02 173131 m, 8374 m/sec, 3009485 t fired, .
Time elapsed: 923 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/449 4/32 PhaseVariation-PT-D30CS100-CTLFireability-02 212817 m, 7937 m/sec, 3770114 t fired, .
Time elapsed: 928 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/449 5/32 PhaseVariation-PT-D30CS100-CTLFireability-02 250763 m, 7589 m/sec, 4539253 t fired, .
Time elapsed: 933 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/449 6/32 PhaseVariation-PT-D30CS100-CTLFireability-02 290910 m, 8029 m/sec, 5302529 t fired, .
Time elapsed: 938 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/449 7/32 PhaseVariation-PT-D30CS100-CTLFireability-02 331177 m, 8053 m/sec, 6074581 t fired, .
Time elapsed: 943 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/449 7/32 PhaseVariation-PT-D30CS100-CTLFireability-02 370645 m, 7893 m/sec, 6847698 t fired, .
Time elapsed: 948 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/449 8/32 PhaseVariation-PT-D30CS100-CTLFireability-02 408693 m, 7609 m/sec, 7623055 t fired, .
Time elapsed: 953 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/449 9/32 PhaseVariation-PT-D30CS100-CTLFireability-02 446637 m, 7588 m/sec, 8391648 t fired, .
Time elapsed: 958 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/449 9/32 PhaseVariation-PT-D30CS100-CTLFireability-02 483357 m, 7344 m/sec, 9167928 t fired, .
Time elapsed: 963 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/449 10/32 PhaseVariation-PT-D30CS100-CTLFireability-02 518285 m, 6985 m/sec, 9944547 t fired, .
Time elapsed: 968 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/449 11/32 PhaseVariation-PT-D30CS100-CTLFireability-02 557665 m, 7876 m/sec, 10706686 t fired, .
Time elapsed: 973 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/449 11/32 PhaseVariation-PT-D30CS100-CTLFireability-02 597679 m, 8002 m/sec, 11472461 t fired, .
Time elapsed: 978 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/449 12/32 PhaseVariation-PT-D30CS100-CTLFireability-02 636861 m, 7836 m/sec, 12240594 t fired, .
Time elapsed: 983 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/449 13/32 PhaseVariation-PT-D30CS100-CTLFireability-02 674584 m, 7544 m/sec, 13012152 t fired, .
Time elapsed: 988 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/449 14/32 PhaseVariation-PT-D30CS100-CTLFireability-02 712165 m, 7516 m/sec, 13780499 t fired, .
Time elapsed: 993 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/449 14/32 PhaseVariation-PT-D30CS100-CTLFireability-02 748673 m, 7301 m/sec, 14556802 t fired, .
Time elapsed: 998 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/449 15/32 PhaseVariation-PT-D30CS100-CTLFireability-02 783905 m, 7046 m/sec, 15333290 t fired, .
Time elapsed: 1003 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/449 16/32 PhaseVariation-PT-D30CS100-CTLFireability-02 821485 m, 7516 m/sec, 16107336 t fired, .
Time elapsed: 1008 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/449 16/32 PhaseVariation-PT-D30CS100-CTLFireability-02 858573 m, 7417 m/sec, 16880450 t fired, .
Time elapsed: 1013 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 115/449 17/32 PhaseVariation-PT-D30CS100-CTLFireability-02 895074 m, 7300 m/sec, 17658371 t fired, .
Time elapsed: 1018 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 120/449 18/32 PhaseVariation-PT-D30CS100-CTLFireability-02 928829 m, 6751 m/sec, 18407398 t fired, .
Time elapsed: 1023 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 125/449 18/32 PhaseVariation-PT-D30CS100-CTLFireability-02 963473 m, 6928 m/sec, 19167758 t fired, .
Time elapsed: 1028 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 130/449 19/32 PhaseVariation-PT-D30CS100-CTLFireability-02 997415 m, 6788 m/sec, 19942117 t fired, .
Time elapsed: 1033 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 135/449 19/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1030571 m, 6631 m/sec, 20716529 t fired, .
Time elapsed: 1038 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 140/449 20/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1066569 m, 7199 m/sec, 21491489 t fired, .
Time elapsed: 1043 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 145/449 21/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1106917 m, 8069 m/sec, 22250091 t fired, .
Time elapsed: 1048 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 150/449 22/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1145457 m, 7708 m/sec, 23019967 t fired, .
Time elapsed: 1053 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 155/449 22/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1181869 m, 7282 m/sec, 23789282 t fired, .
Time elapsed: 1058 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 160/449 23/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1220289 m, 7684 m/sec, 24554555 t fired, .
Time elapsed: 1063 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 165/449 24/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1256437 m, 7229 m/sec, 25317783 t fired, .
Time elapsed: 1068 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 170/449 24/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1291537 m, 7020 m/sec, 26089428 t fired, .
Time elapsed: 1073 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 175/449 25/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1327543 m, 7201 m/sec, 26860651 t fired, .
Time elapsed: 1078 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 180/449 26/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1365897 m, 7670 m/sec, 27628170 t fired, .
Time elapsed: 1083 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 185/449 26/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1402521 m, 7324 m/sec, 28398434 t fired, .
Time elapsed: 1088 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 190/449 27/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1437301 m, 6956 m/sec, 29165527 t fired, .
Time elapsed: 1093 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 195/449 28/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1472853 m, 7110 m/sec, 29931541 t fired, .
Time elapsed: 1098 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 200/449 28/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1507474 m, 6924 m/sec, 30699894 t fired, .
Time elapsed: 1103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 205/449 29/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1540748 m, 6654 m/sec, 31464036 t fired, .
Time elapsed: 1108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 210/449 29/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1572745 m, 6399 m/sec, 32228401 t fired, .
Time elapsed: 1113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 215/449 30/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1610017 m, 7454 m/sec, 33000841 t fired, .
Time elapsed: 1118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 220/449 31/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1646229 m, 7242 m/sec, 33763462 t fired, .
Time elapsed: 1123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 225/449 31/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1681641 m, 7082 m/sec, 34528745 t fired, .
Time elapsed: 1128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 230/449 32/32 PhaseVariation-PT-D30CS100-CTLFireability-02 1716488 m, 6969 m/sec, 35307482 t fired, .
Time elapsed: 1133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 7 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 1 (type EXCL) for 0 PhaseVariation-PT-D30CS100-CTLFireability-00
lola: time limit : 492 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/492 1/32 PhaseVariation-PT-D30CS100-CTLFireability-00 29988 m, 5997 m/sec, 703621 t fired, .
Time elapsed: 1143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/492 2/32 PhaseVariation-PT-D30CS100-CTLFireability-00 56458 m, 5294 m/sec, 1447417 t fired, .
Time elapsed: 1148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/492 2/32 PhaseVariation-PT-D30CS100-CTLFireability-00 81674 m, 5043 m/sec, 2183713 t fired, .
Time elapsed: 1153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/492 2/32 PhaseVariation-PT-D30CS100-CTLFireability-00 106528 m, 4970 m/sec, 2929877 t fired, .
Time elapsed: 1158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/492 3/32 PhaseVariation-PT-D30CS100-CTLFireability-00 129216 m, 4537 m/sec, 3672723 t fired, .
Time elapsed: 1163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/492 3/32 PhaseVariation-PT-D30CS100-CTLFireability-00 154788 m, 5114 m/sec, 4414172 t fired, .
Time elapsed: 1168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/492 4/32 PhaseVariation-PT-D30CS100-CTLFireability-00 178882 m, 4818 m/sec, 5162857 t fired, .
Time elapsed: 1173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/492 4/32 PhaseVariation-PT-D30CS100-CTLFireability-00 201730 m, 4569 m/sec, 5916006 t fired, .
Time elapsed: 1178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/492 5/32 PhaseVariation-PT-D30CS100-CTLFireability-00 225022 m, 4658 m/sec, 6667032 t fired, .
Time elapsed: 1183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/492 5/32 PhaseVariation-PT-D30CS100-CTLFireability-00 246468 m, 4289 m/sec, 7419875 t fired, .
Time elapsed: 1188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/492 5/32 PhaseVariation-PT-D30CS100-CTLFireability-00 268430 m, 4392 m/sec, 8176763 t fired, .
Time elapsed: 1193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/492 6/32 PhaseVariation-PT-D30CS100-CTLFireability-00 293525 m, 5019 m/sec, 8922865 t fired, .
Time elapsed: 1198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/492 6/32 PhaseVariation-PT-D30CS100-CTLFireability-00 317548 m, 4804 m/sec, 9672213 t fired, .
Time elapsed: 1203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/492 7/32 PhaseVariation-PT-D30CS100-CTLFireability-00 340640 m, 4618 m/sec, 10424113 t fired, .
Time elapsed: 1208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/492 7/32 PhaseVariation-PT-D30CS100-CTLFireability-00 362874 m, 4446 m/sec, 11181786 t fired, .
Time elapsed: 1213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/492 8/32 PhaseVariation-PT-D30CS100-CTLFireability-00 384872 m, 4399 m/sec, 11943121 t fired, .
Time elapsed: 1218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/492 8/32 PhaseVariation-PT-D30CS100-CTLFireability-00 407066 m, 4438 m/sec, 12700649 t fired, .
Time elapsed: 1223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/492 8/32 PhaseVariation-PT-D30CS100-CTLFireability-00 429144 m, 4415 m/sec, 13448671 t fired, .
Time elapsed: 1228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/492 9/32 PhaseVariation-PT-D30CS100-CTLFireability-00 450956 m, 4362 m/sec, 14205599 t fired, .
Time elapsed: 1233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/492 9/32 PhaseVariation-PT-D30CS100-CTLFireability-00 472020 m, 4212 m/sec, 14966673 t fired, .
Time elapsed: 1238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/492 10/32 PhaseVariation-PT-D30CS100-CTLFireability-00 492408 m, 4077 m/sec, 15732147 t fired, .
Time elapsed: 1243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/492 10/32 PhaseVariation-PT-D30CS100-CTLFireability-00 512623 m, 4043 m/sec, 16498915 t fired, .
Time elapsed: 1248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/492 10/32 PhaseVariation-PT-D30CS100-CTLFireability-00 534242 m, 4323 m/sec, 17261579 t fired, .
Time elapsed: 1253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/492 11/32 PhaseVariation-PT-D30CS100-CTLFireability-00 558636 m, 4878 m/sec, 18007668 t fired, .
Time elapsed: 1258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/492 11/32 PhaseVariation-PT-D30CS100-CTLFireability-00 582118 m, 4696 m/sec, 18753774 t fired, .
Time elapsed: 1263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/492 12/32 PhaseVariation-PT-D30CS100-CTLFireability-00 604761 m, 4528 m/sec, 19501651 t fired, .
Time elapsed: 1268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/492 12/32 PhaseVariation-PT-D30CS100-CTLFireability-00 626726 m, 4393 m/sec, 20248010 t fired, .
Time elapsed: 1273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/492 12/32 PhaseVariation-PT-D30CS100-CTLFireability-00 647828 m, 4220 m/sec, 21008981 t fired, .
Time elapsed: 1278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/492 13/32 PhaseVariation-PT-D30CS100-CTLFireability-00 670278 m, 4490 m/sec, 21765150 t fired, .
Time elapsed: 1283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/492 13/32 PhaseVariation-PT-D30CS100-CTLFireability-00 693138 m, 4572 m/sec, 22518176 t fired, .
Time elapsed: 1288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 155/492 14/32 PhaseVariation-PT-D30CS100-CTLFireability-00 714748 m, 4322 m/sec, 23277756 t fired, .
Time elapsed: 1293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 160/492 14/32 PhaseVariation-PT-D30CS100-CTLFireability-00 736124 m, 4275 m/sec, 24036109 t fired, .
Time elapsed: 1298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 165/492 14/32 PhaseVariation-PT-D30CS100-CTLFireability-00 756826 m, 4140 m/sec, 24792881 t fired, .
Time elapsed: 1303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 170/492 15/32 PhaseVariation-PT-D30CS100-CTLFireability-00 776910 m, 4016 m/sec, 25559698 t fired, .
Time elapsed: 1308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 175/492 15/32 PhaseVariation-PT-D30CS100-CTLFireability-00 797975 m, 4213 m/sec, 26322022 t fired, .
Time elapsed: 1313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 180/492 16/32 PhaseVariation-PT-D30CS100-CTLFireability-00 819928 m, 4390 m/sec, 27081042 t fired, .
Time elapsed: 1318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 185/492 16/32 PhaseVariation-PT-D30CS100-CTLFireability-00 841708 m, 4356 m/sec, 27840178 t fired, .
Time elapsed: 1323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 190/492 16/32 PhaseVariation-PT-D30CS100-CTLFireability-00 862472 m, 4152 m/sec, 28601715 t fired, .
Time elapsed: 1328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 195/492 17/32 PhaseVariation-PT-D30CS100-CTLFireability-00 882868 m, 4079 m/sec, 29363123 t fired, .
Time elapsed: 1333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 200/492 17/32 PhaseVariation-PT-D30CS100-CTLFireability-00 902430 m, 3912 m/sec, 30127400 t fired, .
Time elapsed: 1338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 205/492 17/32 PhaseVariation-PT-D30CS100-CTLFireability-00 920474 m, 3608 m/sec, 30842500 t fired, .
Time elapsed: 1343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 210/492 18/32 PhaseVariation-PT-D30CS100-CTLFireability-00 941728 m, 4250 m/sec, 31588701 t fired, .
Time elapsed: 1348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 215/492 18/32 PhaseVariation-PT-D30CS100-CTLFireability-00 962084 m, 4071 m/sec, 32348757 t fired, .
Time elapsed: 1353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 220/492 18/32 PhaseVariation-PT-D30CS100-CTLFireability-00 974728 m, 2528 m/sec, 32834625 t fired, .
Time elapsed: 1358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 225/492 19/32 PhaseVariation-PT-D30CS100-CTLFireability-00 987870 m, 2628 m/sec, 33356400 t fired, .
Time elapsed: 1363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 231/492 19/32 PhaseVariation-PT-D30CS100-CTLFireability-00 999630 m, 2352 m/sec, 33813790 t fired, .
Time elapsed: 1369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 236/492 19/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1018204 m, 3714 m/sec, 34566792 t fired, .
Time elapsed: 1374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 241/492 20/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1036960 m, 3751 m/sec, 35335580 t fired, .
Time elapsed: 1379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 246/492 20/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1057020 m, 4012 m/sec, 36089550 t fired, .
Time elapsed: 1384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 251/492 20/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1081370 m, 4870 m/sec, 36823791 t fired, .
Time elapsed: 1389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 256/492 21/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1104724 m, 4670 m/sec, 37570279 t fired, .
Time elapsed: 1394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 261/492 21/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1127564 m, 4568 m/sec, 38326711 t fired, .
Time elapsed: 1399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 266/492 22/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1149640 m, 4415 m/sec, 39078434 t fired, .
Time elapsed: 1404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 271/492 22/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1170968 m, 4265 m/sec, 39839760 t fired, .
Time elapsed: 1409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 276/492 22/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1192632 m, 4332 m/sec, 40586949 t fired, .
Time elapsed: 1414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 281/492 23/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1214614 m, 4396 m/sec, 41338726 t fired, .
Time elapsed: 1419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 286/492 23/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1235928 m, 4262 m/sec, 42093029 t fired, .
Time elapsed: 1424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 291/492 24/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1256810 m, 4176 m/sec, 42857840 t fired, .
Time elapsed: 1429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 296/492 24/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1276842 m, 4006 m/sec, 43600946 t fired, .
Time elapsed: 1434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 301/492 24/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1296540 m, 3939 m/sec, 44374152 t fired, .
Time elapsed: 1439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 306/492 25/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1316522 m, 3996 m/sec, 45140271 t fired, .
Time elapsed: 1444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 311/492 25/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1339732 m, 4642 m/sec, 45890381 t fired, .
Time elapsed: 1449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 316/492 25/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1361700 m, 4393 m/sec, 46653235 t fired, .
Time elapsed: 1454 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 322/492 26/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1381598 m, 3979 m/sec, 47353166 t fired, .
Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 41 (type EQUN) for PhaseVariation-PT-D30CS100-CTLFireability-07
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 327/492 26/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1402834 m, 4247 m/sec, 48113955 t fired, .
Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 332/492 27/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1423276 m, 4088 m/sec, 48876413 t fired, .
Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 337/492 27/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1442848 m, 3914 m/sec, 49653757 t fired, .
Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 342/492 27/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1464918 m, 4414 m/sec, 50423920 t fired, .
Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 347/492 28/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1485804 m, 4177 m/sec, 51200494 t fired, .
Time elapsed: 1485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 352/492 28/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1505662 m, 3971 m/sec, 51976782 t fired, .
Time elapsed: 1490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 357/492 28/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1525408 m, 3949 m/sec, 52753368 t fired, .
Time elapsed: 1495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 362/492 29/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1544890 m, 3896 m/sec, 53532295 t fired, .
Time elapsed: 1500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 367/492 29/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1563704 m, 3762 m/sec, 54312251 t fired, .
Time elapsed: 1505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 372/492 30/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1584116 m, 4082 m/sec, 55082917 t fired, .
Time elapsed: 1510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 377/492 30/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1606242 m, 4425 m/sec, 55846772 t fired, .
Time elapsed: 1515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 382/492 30/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1627664 m, 4284 m/sec, 56615580 t fired, .
Time elapsed: 1520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 387/492 31/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1648328 m, 4132 m/sec, 57386665 t fired, .
Time elapsed: 1525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 392/492 31/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1669036 m, 4141 m/sec, 58156107 t fired, .
Time elapsed: 1530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 397/492 31/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1688572 m, 3907 m/sec, 58933128 t fired, .
Time elapsed: 1535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 402/492 32/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1707898 m, 3865 m/sec, 59709349 t fired, .
Time elapsed: 1540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 407/492 32/32 PhaseVariation-PT-D30CS100-CTLFireability-00 1729430 m, 4306 m/sec, 60472569 t fired, .
Time elapsed: 1545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 1 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 10 (type EXCL) for 9 PhaseVariation-PT-D30CS100-CTLFireability-06
lola: time limit : 512 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 5/512 1/32 PhaseVariation-PT-D30CS100-CTLFireability-06 14159 m, 2831 m/sec, 637407 t fired, .
Time elapsed: 1555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 10/512 1/32 PhaseVariation-PT-D30CS100-CTLFireability-06 27078 m, 2583 m/sec, 1349859 t fired, .
Time elapsed: 1560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 15/512 1/32 PhaseVariation-PT-D30CS100-CTLFireability-06 39633 m, 2511 m/sec, 2066431 t fired, .
Time elapsed: 1565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 20/512 1/32 PhaseVariation-PT-D30CS100-CTLFireability-06 51963 m, 2466 m/sec, 2792116 t fired, .
Time elapsed: 1570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 25/512 2/32 PhaseVariation-PT-D30CS100-CTLFireability-06 63415 m, 2290 m/sec, 3520974 t fired, .
Time elapsed: 1575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 30/512 2/32 PhaseVariation-PT-D30CS100-CTLFireability-06 75766 m, 2470 m/sec, 4242013 t fired, .
Time elapsed: 1580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 35/512 2/32 PhaseVariation-PT-D30CS100-CTLFireability-06 87868 m, 2420 m/sec, 4965129 t fired, .
Time elapsed: 1585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 40/512 2/32 PhaseVariation-PT-D30CS100-CTLFireability-06 98982 m, 2222 m/sec, 5701861 t fired, .
Time elapsed: 1590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 45/512 2/32 PhaseVariation-PT-D30CS100-CTLFireability-06 110650 m, 2333 m/sec, 6425356 t fired, .
Time elapsed: 1595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 50/512 3/32 PhaseVariation-PT-D30CS100-CTLFireability-06 121490 m, 2168 m/sec, 7161149 t fired, .
Time elapsed: 1600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 55/512 3/32 PhaseVariation-PT-D30CS100-CTLFireability-06 131620 m, 2026 m/sec, 7901475 t fired, .
Time elapsed: 1605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 60/512 3/32 PhaseVariation-PT-D30CS100-CTLFireability-06 144215 m, 2519 m/sec, 8616567 t fired, .
Time elapsed: 1610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 65/512 3/32 PhaseVariation-PT-D30CS100-CTLFireability-06 156000 m, 2357 m/sec, 9340360 t fired, .
Time elapsed: 1615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 70/512 4/32 PhaseVariation-PT-D30CS100-CTLFireability-06 167442 m, 2288 m/sec, 10065775 t fired, .
Time elapsed: 1620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 75/512 4/32 PhaseVariation-PT-D30CS100-CTLFireability-06 178623 m, 2236 m/sec, 10794129 t fired, .
Time elapsed: 1625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 80/512 4/32 PhaseVariation-PT-D30CS100-CTLFireability-06 189228 m, 2121 m/sec, 11528865 t fired, .
Time elapsed: 1630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 85/512 4/32 PhaseVariation-PT-D30CS100-CTLFireability-06 199958 m, 2146 m/sec, 12261529 t fired, .
Time elapsed: 1635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 90/512 4/32 PhaseVariation-PT-D30CS100-CTLFireability-06 211212 m, 2250 m/sec, 12992124 t fired, .
Time elapsed: 1640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 95/512 4/32 PhaseVariation-PT-D30CS100-CTLFireability-06 221818 m, 2121 m/sec, 13726008 t fired, .
Time elapsed: 1645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 100/512 5/32 PhaseVariation-PT-D30CS100-CTLFireability-06 232225 m, 2081 m/sec, 14461260 t fired, .
Time elapsed: 1650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 105/512 5/32 PhaseVariation-PT-D30CS100-CTLFireability-06 242489 m, 2052 m/sec, 15195902 t fired, .
Time elapsed: 1655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 110/512 5/32 PhaseVariation-PT-D30CS100-CTLFireability-06 252426 m, 1987 m/sec, 15934698 t fired, .
Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 115/512 5/32 PhaseVariation-PT-D30CS100-CTLFireability-06 261917 m, 1898 m/sec, 16680060 t fired, .
Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 120/512 5/32 PhaseVariation-PT-D30CS100-CTLFireability-06 274297 m, 2476 m/sec, 17400869 t fired, .
Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 125/512 6/32 PhaseVariation-PT-D30CS100-CTLFireability-06 286142 m, 2369 m/sec, 18136597 t fired, .
Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 130/512 6/32 PhaseVariation-PT-D30CS100-CTLFireability-06 297359 m, 2243 m/sec, 18876694 t fired, .
Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 135/512 6/32 PhaseVariation-PT-D30CS100-CTLFireability-06 308569 m, 2242 m/sec, 19600004 t fired, .
Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 140/512 6/32 PhaseVariation-PT-D30CS100-CTLFireability-06 319037 m, 2093 m/sec, 20324731 t fired, .
Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 145/512 6/32 PhaseVariation-PT-D30CS100-CTLFireability-06 329109 m, 2014 m/sec, 21062908 t fired, .
Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 150/512 7/32 PhaseVariation-PT-D30CS100-CTLFireability-06 340831 m, 2344 m/sec, 21785788 t fired, .
Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 155/512 7/32 PhaseVariation-PT-D30CS100-CTLFireability-06 351535 m, 2140 m/sec, 22503226 t fired, .
Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 160/512 7/32 PhaseVariation-PT-D30CS100-CTLFireability-06 361555 m, 2004 m/sec, 23227949 t fired, .
Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 165/512 7/32 PhaseVariation-PT-D30CS100-CTLFireability-06 372141 m, 2117 m/sec, 23946142 t fired, .
Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 170/512 7/32 PhaseVariation-PT-D30CS100-CTLFireability-06 382155 m, 2002 m/sec, 24681133 t fired, .
Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 175/512 8/32 PhaseVariation-PT-D30CS100-CTLFireability-06 391592 m, 1887 m/sec, 25412037 t fired, .
Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 180/512 8/32 PhaseVariation-PT-D30CS100-CTLFireability-06 402076 m, 2096 m/sec, 26131659 t fired, .
Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 185/512 8/32 PhaseVariation-PT-D30CS100-CTLFireability-06 412765 m, 2137 m/sec, 26845147 t fired, .
Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 190/512 8/32 PhaseVariation-PT-D30CS100-CTLFireability-06 422992 m, 2045 m/sec, 27568386 t fired, .
Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 195/512 8/32 PhaseVariation-PT-D30CS100-CTLFireability-06 432922 m, 1986 m/sec, 28284316 t fired, .
Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 200/512 8/32 PhaseVariation-PT-D30CS100-CTLFireability-06 442615 m, 1938 m/sec, 29009586 t fired, .
Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 205/512 9/32 PhaseVariation-PT-D30CS100-CTLFireability-06 452194 m, 1915 m/sec, 29739718 t fired, .
Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 210/512 9/32 PhaseVariation-PT-D30CS100-CTLFireability-06 461788 m, 1918 m/sec, 30476298 t fired, .
Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 215/512 9/32 PhaseVariation-PT-D30CS100-CTLFireability-06 472127 m, 2067 m/sec, 31204427 t fired, .
Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 220/512 9/32 PhaseVariation-PT-D30CS100-CTLFireability-06 482080 m, 1990 m/sec, 31940188 t fired, .
Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 225/512 9/32 PhaseVariation-PT-D30CS100-CTLFireability-06 491559 m, 1895 m/sec, 32676679 t fired, .
Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 230/512 10/32 PhaseVariation-PT-D30CS100-CTLFireability-06 501158 m, 1919 m/sec, 33412746 t fired, .
Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 235/512 10/32 PhaseVariation-PT-D30CS100-CTLFireability-06 510446 m, 1857 m/sec, 34151563 t fired, .
Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 240/512 10/32 PhaseVariation-PT-D30CS100-CTLFireability-06 519498 m, 1810 m/sec, 34892817 t fired, .
Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 245/512 10/32 PhaseVariation-PT-D30CS100-CTLFireability-06 529697 m, 2039 m/sec, 35623151 t fired, .
Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 250/512 10/32 PhaseVariation-PT-D30CS100-CTLFireability-06 541459 m, 2352 m/sec, 36332633 t fired, .
Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 255/512 10/32 PhaseVariation-PT-D30CS100-CTLFireability-06 552982 m, 2304 m/sec, 37052869 t fired, .
Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 260/512 11/32 PhaseVariation-PT-D30CS100-CTLFireability-06 564083 m, 2220 m/sec, 37778243 t fired, .
Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 265/512 11/32 PhaseVariation-PT-D30CS100-CTLFireability-06 574833 m, 2150 m/sec, 38499112 t fired, .
Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 270/512 11/32 PhaseVariation-PT-D30CS100-CTLFireability-06 585271 m, 2087 m/sec, 39230415 t fired, .
Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 275/512 11/32 PhaseVariation-PT-D30CS100-CTLFireability-06 595888 m, 2123 m/sec, 39956337 t fired, .
Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 280/512 11/32 PhaseVariation-PT-D30CS100-CTLFireability-06 606756 m, 2173 m/sec, 40687122 t fired, .
Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 285/512 12/32 PhaseVariation-PT-D30CS100-CTLFireability-06 617252 m, 2099 m/sec, 41419281 t fired, .
Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 290/512 12/32 PhaseVariation-PT-D30CS100-CTLFireability-06 627390 m, 2027 m/sec, 42154222 t fired, .
Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 295/512 12/32 PhaseVariation-PT-D30CS100-CTLFireability-06 637534 m, 2028 m/sec, 42887467 t fired, .
Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 300/512 12/32 PhaseVariation-PT-D30CS100-CTLFireability-06 647168 m, 1926 m/sec, 43627783 t fired, .
Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 305/512 12/32 PhaseVariation-PT-D30CS100-CTLFireability-06 656347 m, 1835 m/sec, 44372509 t fired, .
Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 310/512 12/32 PhaseVariation-PT-D30CS100-CTLFireability-06 668048 m, 2340 m/sec, 45095111 t fired, .
Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 315/512 13/32 PhaseVariation-PT-D30CS100-CTLFireability-06 678944 m, 2179 m/sec, 45823211 t fired, .
Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 320/512 13/32 PhaseVariation-PT-D30CS100-CTLFireability-06 689144 m, 2040 m/sec, 46554033 t fired, .
Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 325/512 13/32 PhaseVariation-PT-D30CS100-CTLFireability-06 699778 m, 2126 m/sec, 47283608 t fired, .
Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 330/512 13/32 PhaseVariation-PT-D30CS100-CTLFireability-06 709780 m, 2000 m/sec, 48019947 t fired, .
Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 335/512 13/32 PhaseVariation-PT-D30CS100-CTLFireability-06 719479 m, 1939 m/sec, 48760795 t fired, .
Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 340/512 14/32 PhaseVariation-PT-D30CS100-CTLFireability-06 729670 m, 2038 m/sec, 49495485 t fired, .
Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 345/512 14/32 PhaseVariation-PT-D30CS100-CTLFireability-06 739940 m, 2054 m/sec, 50235996 t fired, .
Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 350/512 14/32 PhaseVariation-PT-D30CS100-CTLFireability-06 749815 m, 1975 m/sec, 50976160 t fired, .
Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 355/512 14/32 PhaseVariation-PT-D30CS100-CTLFireability-06 759426 m, 1922 m/sec, 51718419 t fired, .
Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 360/512 14/32 PhaseVariation-PT-D30CS100-CTLFireability-06 768852 m, 1885 m/sec, 52463704 t fired, .
Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 365/512 14/32 PhaseVariation-PT-D30CS100-CTLFireability-06 778122 m, 1854 m/sec, 53215748 t fired, .
Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 370/512 15/32 PhaseVariation-PT-D30CS100-CTLFireability-06 787014 m, 1778 m/sec, 53972855 t fired, .
Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 375/512 15/32 PhaseVariation-PT-D30CS100-CTLFireability-06 798501 m, 2297 m/sec, 54709325 t fired, .
Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 380/512 15/32 PhaseVariation-PT-D30CS100-CTLFireability-06 809185 m, 2136 m/sec, 55452647 t fired, .
Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 385/512 15/32 PhaseVariation-PT-D30CS100-CTLFireability-06 819178 m, 1998 m/sec, 56200874 t fired, .
Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 390/512 15/32 PhaseVariation-PT-D30CS100-CTLFireability-06 829584 m, 2081 m/sec, 56945768 t fired, .
Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 395/512 16/32 PhaseVariation-PT-D30CS100-CTLFireability-06 839441 m, 1971 m/sec, 57690582 t fired, .
Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 400/512 16/32 PhaseVariation-PT-D30CS100-CTLFireability-06 848827 m, 1877 m/sec, 58443212 t fired, .
Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 405/512 16/32 PhaseVariation-PT-D30CS100-CTLFireability-06 858910 m, 2016 m/sec, 59188968 t fired, .
Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 410/512 16/32 PhaseVariation-PT-D30CS100-CTLFireability-06 869041 m, 2026 m/sec, 59932336 t fired, .
Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 415/512 16/32 PhaseVariation-PT-D30CS100-CTLFireability-06 878945 m, 1980 m/sec, 60680257 t fired, .
Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 420/512 16/32 PhaseVariation-PT-D30CS100-CTLFireability-06 888505 m, 1912 m/sec, 61430009 t fired, .
Time elapsed: 1970 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 425/512 17/32 PhaseVariation-PT-D30CS100-CTLFireability-06 898112 m, 1921 m/sec, 62179775 t fired, .
Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 430/512 17/32 PhaseVariation-PT-D30CS100-CTLFireability-06 907452 m, 1868 m/sec, 62941525 t fired, .
Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 435/512 17/32 PhaseVariation-PT-D30CS100-CTLFireability-06 916258 m, 1761 m/sec, 63700065 t fired, .
Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 440/512 17/32 PhaseVariation-PT-D30CS100-CTLFireability-06 926332 m, 2014 m/sec, 64450090 t fired, .
Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 445/512 17/32 PhaseVariation-PT-D30CS100-CTLFireability-06 936653 m, 2064 m/sec, 65202196 t fired, .
Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 450/512 17/32 PhaseVariation-PT-D30CS100-CTLFireability-06 946539 m, 1977 m/sec, 65955777 t fired, .
Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 455/512 18/32 PhaseVariation-PT-D30CS100-CTLFireability-06 956096 m, 1911 m/sec, 66702066 t fired, .
Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 460/512 18/32 PhaseVariation-PT-D30CS100-CTLFireability-06 965432 m, 1867 m/sec, 67448311 t fired, .
Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 465/512 18/32 PhaseVariation-PT-D30CS100-CTLFireability-06 974522 m, 1818 m/sec, 68194177 t fired, .
Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 470/512 18/32 PhaseVariation-PT-D30CS100-CTLFireability-06 983240 m, 1743 m/sec, 68943010 t fired, .
Time elapsed: 2020 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 475/512 18/32 PhaseVariation-PT-D30CS100-CTLFireability-06 993141 m, 1980 m/sec, 69694506 t fired, .
Time elapsed: 2025 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 480/512 18/32 PhaseVariation-PT-D30CS100-CTLFireability-06 1002669 m, 1905 m/sec, 70443022 t fired, .
Time elapsed: 2030 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 485/512 19/32 PhaseVariation-PT-D30CS100-CTLFireability-06 1011938 m, 1853 m/sec, 71196616 t fired, .
Time elapsed: 2035 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 490/512 19/32 PhaseVariation-PT-D30CS100-CTLFireability-06 1021022 m, 1816 m/sec, 71955446 t fired, .
Time elapsed: 2040 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 495/512 19/32 PhaseVariation-PT-D30CS100-CTLFireability-06 1030029 m, 1801 m/sec, 72712995 t fired, .
Time elapsed: 2045 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 500/512 19/32 PhaseVariation-PT-D30CS100-CTLFireability-06 1038780 m, 1750 m/sec, 73472251 t fired, .
Time elapsed: 2050 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 505/512 19/32 PhaseVariation-PT-D30CS100-CTLFireability-06 1047247 m, 1693 m/sec, 74234649 t fired, .
Time elapsed: 2055 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 510/512 20/32 PhaseVariation-PT-D30CS100-CTLFireability-06 1058868 m, 2324 m/sec, 74966700 t fired, .
Time elapsed: 2060 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 10 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-06 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 1 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2065 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 26 (type EXCL) for 25 PhaseVariation-PT-D30CS100-CTLFireability-10
lola: time limit : 511 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 10 (type EXCL) for 9 PhaseVariation-PT-D30CS100-CTLFireability-06
lola: time limit : 1535 sec
lola: memory limit: 5 pages
lola: FINISHED task # 26 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-10
lola: result : true
lola: markings : 101
lola: fired transitions : 103
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 5/511 1/5 PhaseVariation-PT-D30CS100-CTLFireability-06 14935 m, -208786 m/sec, 679491 t fired, .
Time elapsed: 2070 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 10/511 1/5 PhaseVariation-PT-D30CS100-CTLFireability-06 28163 m, 2645 m/sec, 1409767 t fired, .
Time elapsed: 2075 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 15/511 1/5 PhaseVariation-PT-D30CS100-CTLFireability-06 40837 m, 2534 m/sec, 2137585 t fired, .
Time elapsed: 2080 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 20/511 1/5 PhaseVariation-PT-D30CS100-CTLFireability-06 53328 m, 2498 m/sec, 2874434 t fired, .
Time elapsed: 2085 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 25/511 2/5 PhaseVariation-PT-D30CS100-CTLFireability-06 64875 m, 2309 m/sec, 3620682 t fired, .
Time elapsed: 2090 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 30/511 2/5 PhaseVariation-PT-D30CS100-CTLFireability-06 77789 m, 2582 m/sec, 4353943 t fired, .
Time elapsed: 2095 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 35/511 2/5 PhaseVariation-PT-D30CS100-CTLFireability-06 89734 m, 2389 m/sec, 5087046 t fired, .
Time elapsed: 2100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 40/511 2/5 PhaseVariation-PT-D30CS100-CTLFireability-06 101222 m, 2297 m/sec, 5832401 t fired, .
Time elapsed: 2105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 45/511 3/5 PhaseVariation-PT-D30CS100-CTLFireability-06 112698 m, 2295 m/sec, 6560504 t fired, .
Time elapsed: 2110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 50/511 3/5 PhaseVariation-PT-D30CS100-CTLFireability-06 123291 m, 2118 m/sec, 7293665 t fired, .
Time elapsed: 2115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 55/511 3/5 PhaseVariation-PT-D30CS100-CTLFireability-06 134215 m, 2184 m/sec, 8037933 t fired, .
Time elapsed: 2120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 61/511 3/5 PhaseVariation-PT-D30CS100-CTLFireability-06 146750 m, 2507 m/sec, 8769240 t fired, .
Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 66/511 3/5 PhaseVariation-PT-D30CS100-CTLFireability-06 158763 m, 2402 m/sec, 9507078 t fired, .
Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 71/511 4/5 PhaseVariation-PT-D30CS100-CTLFireability-06 170334 m, 2314 m/sec, 10248626 t fired, .
Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 76/511 4/5 PhaseVariation-PT-D30CS100-CTLFireability-06 181404 m, 2214 m/sec, 10993038 t fired, .
Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 81/511 4/5 PhaseVariation-PT-D30CS100-CTLFireability-06 192496 m, 2218 m/sec, 11748183 t fired, .
Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 86/511 4/5 PhaseVariation-PT-D30CS100-CTLFireability-06 203688 m, 2238 m/sec, 12500309 t fired, .
Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 91/511 4/5 PhaseVariation-PT-D30CS100-CTLFireability-06 214990 m, 2260 m/sec, 13253870 t fired, .
Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 96/511 5/5 PhaseVariation-PT-D30CS100-CTLFireability-06 226001 m, 2202 m/sec, 14012233 t fired, .
Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 101/511 5/5 PhaseVariation-PT-D30CS100-CTLFireability-06 236688 m, 2137 m/sec, 14773044 t fired, .
Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 106/511 5/5 PhaseVariation-PT-D30CS100-CTLFireability-06 246873 m, 2037 m/sec, 15529712 t fired, .
Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 111/511 5/5 PhaseVariation-PT-D30CS100-CTLFireability-06 256851 m, 1995 m/sec, 16277617 t fired, .
Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EFEG EXCL 116/511 5/5 PhaseVariation-PT-D30CS100-CTLFireability-06 267665 m, 2162 m/sec, 17016929 t fired, .
Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 10 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 4 (type EXCL) for 3 PhaseVariation-PT-D30CS100-CTLFireability-01
lola: time limit : 707 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-01
lola: result : true
lola: markings : 101
lola: fired transitions : 100
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 PhaseVariation-PT-D30CS100-CTLFireability-12
lola: time limit : 1414 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for PhaseVariation-PT-D30CS100-CTLFireability-12
lola: result : true
lola: markings : 101
lola: fired transitions : 102
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL true CTL model checker
PhaseVariation-PT-D30CS100-CTLFireability-07: DISJ true state space
PhaseVariation-PT-D30CS100-CTLFireability-08: INITIAL true preprocessing
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL false CTL model checker
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D30CS100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PhaseVariation-PT-D30CS100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873947400074"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D30CS100.tgz
mv PhaseVariation-PT-D30CS100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;