About the Execution of LoLA for ProductionCell-PT-none
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2821.819 | 185420.00 | 182063.00 | 538.50 | ?F?FTFFTTT?FF??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r294-tall-167873947100794.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is ProductionCell-PT-none, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r294-tall-167873947100794
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 6.4K Feb 25 14:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 25 14:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Feb 25 14:41 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 25 14:41 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:36 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:36 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:36 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:36 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 14:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Feb 25 14:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 25 14:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 14:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:36 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:36 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 43K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ProductionCell-PT-none-CTLFireability-00
FORMULA_NAME ProductionCell-PT-none-CTLFireability-01
FORMULA_NAME ProductionCell-PT-none-CTLFireability-02
FORMULA_NAME ProductionCell-PT-none-CTLFireability-03
FORMULA_NAME ProductionCell-PT-none-CTLFireability-04
FORMULA_NAME ProductionCell-PT-none-CTLFireability-05
FORMULA_NAME ProductionCell-PT-none-CTLFireability-06
FORMULA_NAME ProductionCell-PT-none-CTLFireability-07
FORMULA_NAME ProductionCell-PT-none-CTLFireability-08
FORMULA_NAME ProductionCell-PT-none-CTLFireability-09
FORMULA_NAME ProductionCell-PT-none-CTLFireability-10
FORMULA_NAME ProductionCell-PT-none-CTLFireability-11
FORMULA_NAME ProductionCell-PT-none-CTLFireability-12
FORMULA_NAME ProductionCell-PT-none-CTLFireability-13
FORMULA_NAME ProductionCell-PT-none-CTLFireability-14
FORMULA_NAME ProductionCell-PT-none-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678980310945
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ProductionCell-PT-none
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT ProductionCell-PT-none
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA ProductionCell-PT-none-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ProductionCell-PT-none-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678980496365
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 75 (type EXCL) for 6 ProductionCell-PT-none-CTLFireability-02
lola: time limit : 102 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 73 (type FNDP) for 6 ProductionCell-PT-none-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type EQUN) for 6 ProductionCell-PT-none-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 76 (type SRCH) for 6 ProductionCell-PT-none-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 75 (type EXCL) for ProductionCell-PT-none-CTLFireability-02
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 73 (type FNDP) for ProductionCell-PT-none-CTLFireability-02 (obsolete)
lola: CANCELED task # 74 (type EQUN) for ProductionCell-PT-none-CTLFireability-02 (obsolete)
lola: CANCELED task # 76 (type SRCH) for ProductionCell-PT-none-CTLFireability-02 (obsolete)
lola: FINISHED task # 76 (type SRCH) for ProductionCell-PT-none-CTLFireability-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 73 (type FNDP) for ProductionCell-PT-none-CTLFireability-02
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 4 (type EXCL) for 3 ProductionCell-PT-none-CTLFireability-01
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ProductionCell-PT-none-CTLFireability-01
lola: result : false
lola: markings : 97
lola: fired transitions : 301
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 32 (type EXCL) for 27 ProductionCell-PT-none-CTLFireability-05
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 82 (type FNDP) for 27 ProductionCell-PT-none-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type EQUN) for 27 ProductionCell-PT-none-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SRCH) for 27 ProductionCell-PT-none-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 85 (type SRCH) for ProductionCell-PT-none-CTLFireability-05
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 77 (type FNDP) for 24 ProductionCell-PT-none-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 32 (type EXCL) for ProductionCell-PT-none-CTLFireability-05
lola: result : false
lola: markings : 1051
lola: fired transitions : 1166
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 84 (type EXCL) for 27 ProductionCell-PT-none-CTLFireability-05
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: FINISHED task # 82 (type FNDP) for ProductionCell-PT-none-CTLFireability-05
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 83 (type EQUN) for ProductionCell-PT-none-CTLFireability-05 (obsolete)
lola: CANCELED task # 84 (type EXCL) for ProductionCell-PT-none-CTLFireability-05 (obsolete)
lola: LAUNCH task # 79 (type EXCL) for 24 ProductionCell-PT-none-CTLFireability-04
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EQUN) for 24 ProductionCell-PT-none-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type SRCH) for 24 ProductionCell-PT-none-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type SRCH) for ProductionCell-PT-none-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-74.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-83.sara.
lola: FINISHED task # 79 (type EXCL) for ProductionCell-PT-none-CTLFireability-04
lola: result : true
lola: markings : 46
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for ProductionCell-PT-none-CTLFireability-04 (obsolete)
lola: CANCELED task # 78 (type EQUN) for ProductionCell-PT-none-CTLFireability-04 (obsolete)
lola: FINISHED task # 77 (type FNDP) for ProductionCell-PT-none-CTLFireability-04
lola: result : true
lola: fired transitions : 44
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 35 (type EXCL) for 34 ProductionCell-PT-none-CTLFireability-06
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 83 (type EQUN) for ProductionCell-PT-none-CTLFireability-05
lola: result : true
sara: try reading problem file /home/mcc/execution/CTLFireability-78.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 74 (type EQUN) for ProductionCell-PT-none-CTLFireability-02
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 78 (type EQUN) for ProductionCell-PT-none-CTLFireability-04
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 35 (type EXCL) for ProductionCell-PT-none-CTLFireability-06
lola: result : false
lola: markings : 274444
lola: fired transitions : 1446571
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 64 (type EXCL) for 63 ProductionCell-PT-none-CTLFireability-13
lola: time limit : 257 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 4/257 3/32 ProductionCell-PT-none-CTLFireability-13 700451 m, 140090 m/sec, 5047470 t fired, .
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 9/257 7/32 ProductionCell-PT-none-CTLFireability-13 1531174 m, 166144 m/sec, 11160008 t fired, .
Time elapsed: 11 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 14/257 10/32 ProductionCell-PT-none-CTLFireability-13 2300968 m, 153958 m/sec, 17238259 t fired, .
Time elapsed: 16 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 19/257 13/32 ProductionCell-PT-none-CTLFireability-13 3044691 m, 148744 m/sec, 23371119 t fired, .
Time elapsed: 21 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 24/257 17/32 ProductionCell-PT-none-CTLFireability-13 3828539 m, 156769 m/sec, 29392052 t fired, .
Time elapsed: 26 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 29/257 20/32 ProductionCell-PT-none-CTLFireability-13 4633501 m, 160992 m/sec, 35376947 t fired, .
Time elapsed: 31 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 34/257 23/32 ProductionCell-PT-none-CTLFireability-13 5424038 m, 158107 m/sec, 41473249 t fired, .
Time elapsed: 36 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 39/257 26/32 ProductionCell-PT-none-CTLFireability-13 6160167 m, 147225 m/sec, 47392191 t fired, .
Time elapsed: 41 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 44/257 30/32 ProductionCell-PT-none-CTLFireability-13 6942781 m, 156522 m/sec, 53411410 t fired, .
Time elapsed: 46 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 64 (type EXCL) for ProductionCell-PT-none-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 61 (type EXCL) for 60 ProductionCell-PT-none-CTLFireability-12
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for ProductionCell-PT-none-CTLFireability-12
lola: result : false
lola: markings : 97
lola: fired transitions : 194
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 57 ProductionCell-PT-none-CTLFireability-11
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for ProductionCell-PT-none-CTLFireability-11
lola: result : false
lola: markings : 97
lola: fired transitions : 197
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 ProductionCell-PT-none-CTLFireability-10
lola: time limit : 322 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 5/322 6/32 ProductionCell-PT-none-CTLFireability-10 1289408 m, 257881 m/sec, 6906396 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 10/322 10/32 ProductionCell-PT-none-CTLFireability-10 2325275 m, 207173 m/sec, 13299599 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 15/322 15/32 ProductionCell-PT-none-CTLFireability-10 3355427 m, 206030 m/sec, 19751444 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 20/322 19/32 ProductionCell-PT-none-CTLFireability-10 4407266 m, 210367 m/sec, 26006849 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 25/322 24/32 ProductionCell-PT-none-CTLFireability-10 5524633 m, 223473 m/sec, 32478157 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 30/322 28/32 ProductionCell-PT-none-CTLFireability-10 6558750 m, 206823 m/sec, 38731249 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 55 (type EXCL) for ProductionCell-PT-none-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 1 0 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 49 (type EXCL) for 44 ProductionCell-PT-none-CTLFireability-08
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for ProductionCell-PT-none-CTLFireability-08
lola: result : true
lola: markings : 633
lola: fired transitions : 852
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 37 ProductionCell-PT-none-CTLFireability-07
lola: time limit : 439 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for ProductionCell-PT-none-CTLFireability-07
lola: result : true
lola: markings : 96
lola: fired transitions : 96
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ProductionCell-PT-none-CTLFireability-03
lola: time limit : 502 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for ProductionCell-PT-none-CTLFireability-03
lola: result : false
lola: markings : 150828
lola: fired transitions : 776209
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 6 ProductionCell-PT-none-CTLFireability-02
lola: time limit : 585 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 1 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/585 5/32 ProductionCell-PT-none-CTLFireability-02 1068102 m, 213620 m/sec, 5701768 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 1 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/585 9/32 ProductionCell-PT-none-CTLFireability-02 2042967 m, 194973 m/sec, 11565509 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 1 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/585 13/32 ProductionCell-PT-none-CTLFireability-02 2980217 m, 187450 m/sec, 17530045 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 1 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/585 17/32 ProductionCell-PT-none-CTLFireability-02 3941218 m, 192200 m/sec, 23324095 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 1 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/585 21/32 ProductionCell-PT-none-CTLFireability-02 4977250 m, 207206 m/sec, 29172250 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 1 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/585 26/32 ProductionCell-PT-none-CTLFireability-02 5935229 m, 191595 m/sec, 34996149 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 1 0 9 0 0 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/585 30/32 ProductionCell-PT-none-CTLFireability-02 6904893 m, 193932 m/sec, 40834730 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for ProductionCell-PT-none-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 ProductionCell-PT-none-CTLFireability-00
lola: time limit : 694 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/694 6/32 ProductionCell-PT-none-CTLFireability-00 1299200 m, 259840 m/sec, 6643074 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/694 11/32 ProductionCell-PT-none-CTLFireability-00 2473388 m, 234837 m/sec, 12780210 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/694 16/32 ProductionCell-PT-none-CTLFireability-00 3738876 m, 253097 m/sec, 18725029 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/694 21/32 ProductionCell-PT-none-CTLFireability-00 4869725 m, 226169 m/sec, 24752374 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/694 26/32 ProductionCell-PT-none-CTLFireability-00 6036544 m, 233363 m/sec, 30990591 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/694 31/32 ProductionCell-PT-none-CTLFireability-00 7157743 m, 224239 m/sec, 37139354 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for ProductionCell-PT-none-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
ProductionCell-PT-none-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ProductionCell-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 37 ProductionCell-PT-none-CTLFireability-07
lola: time limit : 859 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for ProductionCell-PT-none-CTLFireability-07
lola: result : true
lola: markings : 72
lola: fired transitions : 72
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 ProductionCell-PT-none-CTLFireability-09
lola: time limit : 1146 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for ProductionCell-PT-none-CTLFireability-09
lola: result : true
lola: markings : 614764
lola: fired transitions : 2349812
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 70 (type EXCL) for 69 ProductionCell-PT-none-CTLFireability-15
lola: time limit : 1719 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for ProductionCell-PT-none-CTLFireability-15
lola: result : false
lola: markings : 150782
lola: fired transitions : 776166
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 66 ProductionCell-PT-none-CTLFireability-14
lola: time limit : 3437 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CONJ true CONJ
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 3/3437 6/32 ProductionCell-PT-none-CTLFireability-14 1238850 m, 247770 m/sec, 5407359 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CONJ true CONJ
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 8/3437 13/32 ProductionCell-PT-none-CTLFireability-14 2864901 m, 325210 m/sec, 13237243 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CONJ true CONJ
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 13/3437 20/32 ProductionCell-PT-none-CTLFireability-14 4643566 m, 355733 m/sec, 20917100 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CONJ true CONJ
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 18/3437 27/32 ProductionCell-PT-none-CTLFireability-14 6273668 m, 326020 m/sec, 28546867 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 67 (type EXCL) for ProductionCell-PT-none-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CONJ true CONJ
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ProductionCell-PT-none-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-02: DISJ 0 0 0 0 9 0 1 1
ProductionCell-PT-none-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ProductionCell-PT-none-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ProductionCell-PT-none-CTLFireability-00: CTL unknown AGGR
ProductionCell-PT-none-CTLFireability-01: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-02: DISJ unknown DISJ
ProductionCell-PT-none-CTLFireability-03: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-04: EF true state space
ProductionCell-PT-none-CTLFireability-05: DISJ false DISJ
ProductionCell-PT-none-CTLFireability-06: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-07: CONJ true CONJ
ProductionCell-PT-none-CTLFireability-08: DISJ true CTL model checker
ProductionCell-PT-none-CTLFireability-09: CTL true CTL model checker
ProductionCell-PT-none-CTLFireability-10: CTL unknown AGGR
ProductionCell-PT-none-CTLFireability-11: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-12: CTL false CTL model checker
ProductionCell-PT-none-CTLFireability-13: CTL unknown AGGR
ProductionCell-PT-none-CTLFireability-14: CTL unknown AGGR
ProductionCell-PT-none-CTLFireability-15: CTL false CTL model checker
Time elapsed: 186 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ProductionCell-PT-none"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is ProductionCell-PT-none, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r294-tall-167873947100794"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ProductionCell-PT-none.tgz
mv ProductionCell-PT-none execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;