About the Execution of LoLA for PolyORBLF-PT-S04J06T08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5822.716 | 3600000.00 | 9711172.00 | 9472.60 | ???T?TTFFFT?FFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r294-tall-167873946800570.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PolyORBLF-PT-S04J06T08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r294-tall-167873946800570
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.0M
-rw-r--r-- 1 mcc users 20K Feb 26 14:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 115K Feb 26 14:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 74K Feb 26 14:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 338K Feb 26 14:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 11K Feb 25 16:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 44K Feb 25 16:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 26K Feb 25 16:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 92K Feb 25 16:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 14:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 67K Feb 26 14:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 133K Feb 26 14:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 583K Feb 26 14:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.3K Feb 25 16:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 3.5M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-00
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-01
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-02
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-03
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-04
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-05
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-06
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-07
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-08
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-09
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-10
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-11
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-12
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-13
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-14
FORMULA_NAME PolyORBLF-PT-S04J06T08-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678909682978
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-PT-S04J06T08
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT PolyORBLF-PT-S04J06T08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T08-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 10385528 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16159436 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 56 (type CNST) for 55 PolyORBLF-PT-S04J06T08-CTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 56 (type CNST) for PolyORBLF-PT-S04J06T08-CTLFireability-13
lola: result : false
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH INITIAL
lola: LAUNCH task # 53 (type CNST) for 52 PolyORBLF-PT-S04J06T08-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 53 (type CNST) for PolyORBLF-PT-S04J06T08-CTLFireability-12
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 19 (type EXCL) for 18 PolyORBLF-PT-S04J06T08-CTLFireability-06
lola: time limit : 158 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 19 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-06
lola: result : true
lola: markings : 264
lola: fired transitions : 783
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 PolyORBLF-PT-S04J06T08-CTLFireability-05
lola: time limit : 167 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-05
lola: result : true
lola: markings : 296
lola: fired transitions : 296
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 64 (type EXCL) for 21 PolyORBLF-PT-S04J06T08-CTLFireability-07
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 67 (type FNDP) for 21 PolyORBLF-PT-S04J06T08-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 21 PolyORBLF-PT-S04J06T08-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SRCH) for 21 PolyORBLF-PT-S04J06T08-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 67 (type FNDP) for PolyORBLF-PT-S04J06T08-CTLFireability-07
lola: result : true
lola: fired transitions : 51
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-07 (obsolete)
lola: CANCELED task # 68 (type EQUN) for PolyORBLF-PT-S04J06T08-CTLFireability-07 (obsolete)
lola: CANCELED task # 70 (type SRCH) for PolyORBLF-PT-S04J06T08-CTLFireability-07 (obsolete)
lola: LAUNCH task # 43 (type EXCL) for 42 PolyORBLF-PT-S04J06T08-CTLFireability-10
lola: time limit : 259 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-10
lola: result : true
lola: markings : 402
lola: fired transitions : 1207
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-PT-S04J06T08-CTLFireability-03
lola: time limit : 285 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-03
lola: result : true
lola: markings : 67
lola: fired transitions : 68
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-PT-S04J06T08-CTLFireability-02
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 71 (type FNDP) for 45 PolyORBLF-PT-S04J06T08-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type EQUN) for 45 PolyORBLF-PT-S04J06T08-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SRCH) for 45 PolyORBLF-PT-S04J06T08-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SRCH) for PolyORBLF-PT-S04J06T08-CTLFireability-11
lola: result : unknown
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-68.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-72.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 1/285 1/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 54698 m, 10939 m/sec, 195033 t fired, .
71 EF FNDP 1/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21559 t fired, 1 attempts, .
72 EF STEQ 1/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 749 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 6/285 4/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 258762 m, 40812 m/sec, 936435 t fired, .
71 EF FNDP 6/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 134698 t fired, 1 attempts, .
72 EF STEQ 6/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 754 secs. Pages in use: 4
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 11/285 7/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 454591 m, 39165 m/sec, 1678992 t fired, .
71 EF FNDP 11/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 246924 t fired, 1 attempts, .
72 EF STEQ 11/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 759 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 16/285 10/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 660943 m, 41270 m/sec, 2447521 t fired, .
71 EF FNDP 16/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 358866 t fired, 1 attempts, .
72 EF STEQ 16/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 764 secs. Pages in use: 10
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 21/285 12/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 866324 m, 41076 m/sec, 3214350 t fired, .
71 EF FNDP 21/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 470384 t fired, 1 attempts, .
72 EF STEQ 21/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 769 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 26/285 15/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 1065295 m, 39794 m/sec, 3983205 t fired, .
71 EF FNDP 26/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 581636 t fired, 1 attempts, .
72 EF STEQ 26/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 774 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 31/285 18/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 1265634 m, 40067 m/sec, 4750660 t fired, .
71 EF FNDP 31/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 692573 t fired, 1 attempts, .
72 EF STEQ 31/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 779 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 36/285 20/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 1466424 m, 40158 m/sec, 5520911 t fired, .
71 EF FNDP 36/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 803941 t fired, 1 attempts, .
72 EF STEQ 36/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 784 secs. Pages in use: 20
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 41/285 23/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 1664227 m, 39560 m/sec, 6288960 t fired, .
71 EF FNDP 41/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 915000 t fired, 1 attempts, .
72 EF STEQ 41/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 789 secs. Pages in use: 23
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 46/285 25/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 1859286 m, 39011 m/sec, 7059492 t fired, .
71 EF FNDP 46/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 1026001 t fired, 2 attempts, .
72 EF STEQ 46/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 794 secs. Pages in use: 25
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 51/285 28/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 2054598 m, 39062 m/sec, 7829761 t fired, .
71 EF FNDP 51/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 1137163 t fired, 4 attempts, .
72 EF STEQ 51/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 799 secs. Pages in use: 28
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 56/285 30/32 PolyORBLF-PT-S04J06T08-CTLFireability-02 2248507 m, 38781 m/sec, 8592997 t fired, .
71 EF FNDP 56/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 1247539 t fired, 4 attempts, .
72 EF STEQ 56/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 804 secs. Pages in use: 30
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 61/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 1357520 t fired, 4 attempts, .
72 EF STEQ 61/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 809 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 61 PolyORBLF-PT-S04J06T08-CTLFireability-15
lola: time limit : 310 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-15
lola: result : false
lola: markings : 402
lola: fired transitions : 805
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 PolyORBLF-PT-S04J06T08-CTLFireability-14
lola: time limit : 348 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-14
lola: result : true
lola: markings : 15552
lola: fired transitions : 63164
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 45 PolyORBLF-PT-S04J06T08-CTLFireability-11
lola: time limit : 398 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 3 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 4/398 4/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 314692 m, 62938 m/sec, 704129 t fired, .
71 EF FNDP 66/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 1466980 t fired, 5 attempts, .
72 EF STEQ 66/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 814 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 3 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 9/398 8/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 643967 m, 65855 m/sec, 1477662 t fired, .
71 EF FNDP 71/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 1576382 t fired, 8 attempts, .
72 EF STEQ 71/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 819 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 3 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 14/398 12/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 967744 m, 64755 m/sec, 2250478 t fired, .
71 EF FNDP 76/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 1685995 t fired, 11 attempts, .
72 EF STEQ 76/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 824 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 3 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 19/398 16/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1291281 m, 64707 m/sec, 3020953 t fired, .
71 EF FNDP 81/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 1796551 t fired, 13 attempts, .
72 EF STEQ 81/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 829 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 3 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 24/398 19/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1607204 m, 63184 m/sec, 3790003 t fired, .
71 EF FNDP 86/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 1906575 t fired, 13 attempts, .
72 EF STEQ 86/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 834 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 3 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 29/398 23/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1926212 m, 63801 m/sec, 4551131 t fired, .
71 EF FNDP 91/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 2016943 t fired, 17 attempts, .
72 EF STEQ 91/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 839 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 3 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 34/398 26/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2235285 m, 61814 m/sec, 5311851 t fired, .
71 EF FNDP 96/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 2126296 t fired, 19 attempts, .
72 EF STEQ 96/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 844 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 3 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 39/398 30/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2541122 m, 61167 m/sec, 6073393 t fired, .
71 EF FNDP 101/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 2235877 t fired, 27 attempts, .
72 EF STEQ 101/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 849 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 106/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 2346185 t fired, 31 attempts, .
72 EF STEQ 106/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 854 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-PT-S04J06T08-CTLFireability-04
lola: time limit : 457 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/457 3/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 233790 m, 46758 m/sec, 524440 t fired, .
71 EF FNDP 111/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 2455903 t fired, 39 attempts, .
72 EF STEQ 111/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 859 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/457 6/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 460941 m, 45430 m/sec, 1054356 t fired, .
71 EF FNDP 116/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 2565175 t fired, 43 attempts, .
72 EF STEQ 116/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 864 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/457 9/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 678617 m, 43535 m/sec, 1577059 t fired, .
71 EF FNDP 121/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 2675349 t fired, 46 attempts, .
72 EF STEQ 121/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 869 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/457 11/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 890432 m, 42363 m/sec, 2093724 t fired, .
71 EF FNDP 126/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 2784799 t fired, 51 attempts, .
72 EF STEQ 126/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 874 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/457 14/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 1099799 m, 41873 m/sec, 2612509 t fired, .
71 EF FNDP 131/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 2894109 t fired, 59 attempts, .
72 EF STEQ 131/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 879 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/457 16/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 1308261 m, 41692 m/sec, 3123312 t fired, .
71 EF FNDP 136/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3003812 t fired, 63 attempts, .
72 EF STEQ 136/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 884 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/457 18/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 1513760 m, 41099 m/sec, 3635236 t fired, .
71 EF FNDP 141/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3113324 t fired, 68 attempts, .
72 EF STEQ 141/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 889 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/457 21/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 1718665 m, 40981 m/sec, 4150027 t fired, .
71 EF FNDP 146/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3222677 t fired, 73 attempts, .
72 EF STEQ 146/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 894 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/457 23/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 1926548 m, 41576 m/sec, 4660265 t fired, .
71 EF FNDP 151/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3333221 t fired, 81 attempts, .
72 EF STEQ 151/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 899 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/457 25/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 2133219 m, 41334 m/sec, 5176251 t fired, .
71 EF FNDP 156/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3444105 t fired, 91 attempts, .
72 EF STEQ 156/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 904 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/457 28/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 2338314 m, 41019 m/sec, 5694920 t fired, .
71 EF FNDP 161/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3555308 t fired, 101 attempts, .
72 EF STEQ 161/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 909 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/457 30/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 2543609 m, 41059 m/sec, 6217212 t fired, .
71 EF FNDP 166/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3666318 t fired, 108 attempts, .
72 EF STEQ 166/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 914 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/457 32/32 PolyORBLF-PT-S04J06T08-CTLFireability-04 2746284 m, 40535 m/sec, 6736408 t fired, .
71 EF FNDP 171/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3777429 t fired, 114 attempts, .
72 EF STEQ 171/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 919 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 176/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3888592 t fired, 123 attempts, .
72 EF STEQ 176/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 924 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-PT-S04J06T08-CTLFireability-01
lola: time limit : 535 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/535 8/32 PolyORBLF-PT-S04J06T08-CTLFireability-01 621012 m, 124202 m/sec, 654094 t fired, .
71 EF FNDP 181/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 3999778 t fired, 135 attempts, .
72 EF STEQ 181/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 929 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/535 15/32 PolyORBLF-PT-S04J06T08-CTLFireability-01 1211300 m, 118057 m/sec, 1282587 t fired, .
71 EF FNDP 186/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 4110743 t fired, 143 attempts, .
72 EF STEQ 186/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 934 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/535 22/32 PolyORBLF-PT-S04J06T08-CTLFireability-01 1786774 m, 115094 m/sec, 1900246 t fired, .
71 EF FNDP 191/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 4221722 t fired, 154 attempts, .
72 EF STEQ 191/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 939 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/535 28/32 PolyORBLF-PT-S04J06T08-CTLFireability-01 2358457 m, 114336 m/sec, 2515590 t fired, .
71 EF FNDP 196/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 4332851 t fired, 159 attempts, .
72 EF STEQ 196/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 944 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 201/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 4443890 t fired, 165 attempts, .
72 EF STEQ 201/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 949 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S04J06T08-CTLFireability-00
lola: time limit : 662 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/662 7/32 PolyORBLF-PT-S04J06T08-CTLFireability-00 468723 m, 93744 m/sec, 570331 t fired, .
71 EF FNDP 206/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 4553760 t fired, 167 attempts, .
72 EF STEQ 206/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 954 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/662 13/32 PolyORBLF-PT-S04J06T08-CTLFireability-00 939344 m, 94124 m/sec, 1187377 t fired, .
71 EF FNDP 211/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 4663915 t fired, 171 attempts, .
72 EF STEQ 211/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 959 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/662 19/32 PolyORBLF-PT-S04J06T08-CTLFireability-00 1388803 m, 89891 m/sec, 1810424 t fired, .
71 EF FNDP 216/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 4773179 t fired, 183 attempts, .
72 EF STEQ 216/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 964 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/662 26/32 PolyORBLF-PT-S04J06T08-CTLFireability-00 1825391 m, 87317 m/sec, 2444008 t fired, .
71 EF FNDP 221/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 4882511 t fired, 188 attempts, .
72 EF STEQ 221/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 969 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/662 32/32 PolyORBLF-PT-S04J06T08-CTLFireability-00 2262166 m, 87355 m/sec, 3076984 t fired, .
71 EF FNDP 226/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 4992289 t fired, 194 attempts, .
72 EF STEQ 226/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 974 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 1 2 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 231/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 5103353 t fired, 202 attempts, .
72 EF STEQ 231/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 979 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 73 (type EXCL) for 45 PolyORBLF-PT-S04J06T08-CTLFireability-11
lola: time limit : 873 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 236/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 5213794 t fired, 211 attempts, .
72 EF STEQ 236/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 5/873 2/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 103738 m, 20747 m/sec, 116027 t fired, .
Time elapsed: 984 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 241/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 5323489 t fired, 221 attempts, .
72 EF STEQ 241/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 10/873 3/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 206282 m, 20508 m/sec, 234807 t fired, .
Time elapsed: 989 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 246/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 5433114 t fired, 228 attempts, .
72 EF STEQ 246/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 15/873 4/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 308478 m, 20439 m/sec, 354819 t fired, .
Time elapsed: 994 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 251/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 5543311 t fired, 235 attempts, .
72 EF STEQ 251/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 20/873 5/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 411108 m, 20526 m/sec, 475243 t fired, .
Time elapsed: 999 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 256/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 5652932 t fired, 241 attempts, .
72 EF STEQ 256/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 25/873 6/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 513638 m, 20506 m/sec, 593262 t fired, .
Time elapsed: 1004 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 261/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 5762727 t fired, 247 attempts, .
72 EF STEQ 261/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 30/873 7/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 616023 m, 20477 m/sec, 713138 t fired, .
Time elapsed: 1009 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 266/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 5872010 t fired, 249 attempts, .
72 EF STEQ 266/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 35/873 8/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 717865 m, 20368 m/sec, 833232 t fired, .
Time elapsed: 1014 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 271/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 5981794 t fired, 254 attempts, .
72 EF STEQ 271/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 40/873 9/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 819783 m, 20383 m/sec, 953724 t fired, .
Time elapsed: 1019 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 276/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 6091848 t fired, 262 attempts, .
72 EF STEQ 276/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 45/873 10/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 921877 m, 20418 m/sec, 1074275 t fired, .
Time elapsed: 1024 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 281/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 6201793 t fired, 272 attempts, .
72 EF STEQ 281/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 50/873 11/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1024010 m, 20426 m/sec, 1195498 t fired, .
Time elapsed: 1029 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 286/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 6312226 t fired, 280 attempts, .
72 EF STEQ 286/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 55/873 12/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1126174 m, 20432 m/sec, 1317559 t fired, .
Time elapsed: 1034 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 291/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 6422896 t fired, 285 attempts, .
72 EF STEQ 291/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 60/873 13/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1228859 m, 20537 m/sec, 1439956 t fired, .
Time elapsed: 1039 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 296/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 6533241 t fired, 291 attempts, .
72 EF STEQ 296/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 65/873 14/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1330885 m, 20405 m/sec, 1562442 t fired, .
Time elapsed: 1044 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 301/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 6642851 t fired, 298 attempts, .
72 EF STEQ 301/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 70/873 15/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1432486 m, 20320 m/sec, 1684814 t fired, .
Time elapsed: 1049 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 306/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 6752949 t fired, 307 attempts, .
72 EF STEQ 306/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 75/873 16/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1534265 m, 20355 m/sec, 1807382 t fired, .
Time elapsed: 1054 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 311/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 6863339 t fired, 314 attempts, .
72 EF STEQ 311/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 80/873 17/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1636268 m, 20400 m/sec, 1929622 t fired, .
Time elapsed: 1059 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 316/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 6973866 t fired, 325 attempts, .
72 EF STEQ 316/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 85/873 18/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1738123 m, 20371 m/sec, 2053799 t fired, .
Time elapsed: 1064 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 321/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 7084438 t fired, 332 attempts, .
72 EF STEQ 321/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 90/873 19/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1840016 m, 20378 m/sec, 2177094 t fired, .
Time elapsed: 1069 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 326/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 7195222 t fired, 343 attempts, .
72 EF STEQ 326/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 95/873 20/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 1941950 m, 20386 m/sec, 2301554 t fired, .
Time elapsed: 1074 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 331/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 7305847 t fired, 354 attempts, .
72 EF STEQ 331/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 100/873 21/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2043905 m, 20391 m/sec, 2427408 t fired, .
Time elapsed: 1079 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 336/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 7416695 t fired, 356 attempts, .
72 EF STEQ 336/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 105/873 22/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2145857 m, 20390 m/sec, 2552001 t fired, .
Time elapsed: 1084 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 341/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 7527523 t fired, 368 attempts, .
72 EF STEQ 341/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 110/873 23/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2247859 m, 20400 m/sec, 2677433 t fired, .
Time elapsed: 1089 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 346/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 7637513 t fired, 375 attempts, .
72 EF STEQ 346/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 115/873 24/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2349039 m, 20236 m/sec, 2800934 t fired, .
Time elapsed: 1094 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 351/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 7747493 t fired, 380 attempts, .
72 EF STEQ 351/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 120/873 25/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2450184 m, 20229 m/sec, 2926484 t fired, .
Time elapsed: 1099 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 356/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 7858105 t fired, 392 attempts, .
72 EF STEQ 356/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 125/873 26/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2551983 m, 20359 m/sec, 3051601 t fired, .
Time elapsed: 1104 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 361/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 7969078 t fired, 401 attempts, .
72 EF STEQ 361/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 130/873 27/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2653547 m, 20312 m/sec, 3177722 t fired, .
Time elapsed: 1109 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 366/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 8079823 t fired, 409 attempts, .
72 EF STEQ 366/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 135/873 28/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2754894 m, 20269 m/sec, 3303588 t fired, .
Time elapsed: 1114 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 371/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 8190677 t fired, 417 attempts, .
72 EF STEQ 371/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 140/873 29/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2856407 m, 20302 m/sec, 3429201 t fired, .
Time elapsed: 1119 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 376/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 8300916 t fired, 423 attempts, .
72 EF STEQ 376/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 145/873 30/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 2957581 m, 20234 m/sec, 3554743 t fired, .
Time elapsed: 1124 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 381/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 8411300 t fired, 435 attempts, .
72 EF STEQ 381/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 150/873 31/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 3058543 m, 20192 m/sec, 3681184 t fired, .
Time elapsed: 1129 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 3 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 386/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 8521601 t fired, 446 attempts, .
72 EF STEQ 386/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
73 EF EXCL 155/873 32/32 PolyORBLF-PT-S04J06T08-CTLFireability-11 3159278 m, 20147 m/sec, 3806877 t fired, .
Time elapsed: 1134 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 73 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 391/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 8632445 t fired, 454 attempts, .
72 EF STEQ 391/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1139 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 PolyORBLF-PT-S04J06T08-CTLFireability-09
lola: time limit : 1230 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-09
lola: result : false
lola: markings : 245
lola: fired transitions : 246
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 PolyORBLF-PT-S04J06T08-CTLFireability-08
lola: time limit : 2461 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for PolyORBLF-PT-S04J06T08-CTLFireability-08
lola: result : false
lola: markings : 249
lola: fired transitions : 250
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 396/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 8742410 t fired, 461 attempts, .
72 EF STEQ 396/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1144 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 401/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 8853172 t fired, 467 attempts, .
72 EF STEQ 401/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1149 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 406/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 8964398 t fired, 476 attempts, .
72 EF STEQ 406/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1154 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 411/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 9075639 t fired, 483 attempts, .
72 EF STEQ 411/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1159 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 416/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 9186405 t fired, 493 attempts, .
72 EF STEQ 416/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1164 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 421/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 9296885 t fired, 513 attempts, .
72 EF STEQ 421/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1169 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 426/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 9406915 t fired, 520 attempts, .
72 EF STEQ 426/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1174 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 431/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 9517222 t fired, 534 attempts, .
72 EF STEQ 431/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1179 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 436/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 9627673 t fired, 540 attempts, .
72 EF STEQ 436/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1184 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 441/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 9737807 t fired, 550 attempts, .
72 EF STEQ 441/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1189 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 446/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 9847939 t fired, 561 attempts, .
72 EF STEQ 446/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1194 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 451/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 9958354 t fired, 568 attempts, .
72 EF STEQ 451/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1199 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 456/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 10068855 t fired, 574 attempts, .
72 EF STEQ 456/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1204 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 461/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 10179186 t fired, 581 attempts, .
72 EF STEQ 461/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1209 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 466/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 10289534 t fired, 594 attempts, .
72 EF STEQ 466/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1214 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 471/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 10400466 t fired, 603 attempts, .
72 EF STEQ 471/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1219 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 476/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 10511186 t fired, 609 attempts, .
72 EF STEQ 476/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1224 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 481/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 10622450 t fired, 619 attempts, .
72 EF STEQ 481/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1229 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 486/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 10732959 t fired, 627 attempts, .
72 EF STEQ 486/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1234 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 491/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 10843834 t fired, 636 attempts, .
72 EF STEQ 491/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1239 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 496/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 10954323 t fired, 646 attempts, .
72 EF STEQ 496/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1244 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 501/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 11064405 t fired, 652 attempts, .
72 EF STEQ 501/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1249 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 506/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 11174566 t fired, 658 attempts, .
72 EF STEQ 506/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1254 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 511/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 11285528 t fired, 668 attempts, .
72 EF STEQ 511/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1259 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 516/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 11396430 t fired, 677 attempts, .
72 EF STEQ 516/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1264 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 521/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 11507273 t fired, 682 attempts, .
72 EF STEQ 521/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1269 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 526/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 11617493 t fired, 697 attempts, .
72 EF STEQ 526/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1274 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 531/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 11728265 t fired, 706 attempts, .
72 EF STEQ 531/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1279 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 536/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 11839756 t fired, 715 attempts, .
72 EF STEQ 536/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1284 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 541/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 11951206 t fired, 722 attempts, .
72 EF STEQ 541/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1289 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 546/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 12062691 t fired, 734 attempts, .
72 EF STEQ 546/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1294 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 551/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 12172985 t fired, 743 attempts, .
72 EF STEQ 551/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1299 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 556/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 12282529 t fired, 754 attempts, .
72 EF STEQ 556/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1304 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 561/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 12392063 t fired, 766 attempts, .
72 EF STEQ 561/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1309 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 566/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 12503089 t fired, 773 attempts, .
72 EF STEQ 566/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1314 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 571/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 12614247 t fired, 778 attempts, .
72 EF STEQ 571/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1319 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 576/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 12723538 t fired, 784 attempts, .
72 EF STEQ 576/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1324 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 581/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 12833215 t fired, 793 attempts, .
72 EF STEQ 581/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1329 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 586/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 12943395 t fired, 798 attempts, .
72 EF STEQ 586/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1334 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 591/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 13054204 t fired, 807 attempts, .
72 EF STEQ 591/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1339 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 596/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 13164903 t fired, 820 attempts, .
72 EF STEQ 596/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1344 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 601/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 13275578 t fired, 830 attempts, .
72 EF STEQ 601/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1349 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 606/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 13387085 t fired, 836 attempts, .
72 EF STEQ 606/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1354 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 611/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 13498674 t fired, 843 attempts, .
72 EF STEQ 611/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1359 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 616/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 13610279 t fired, 851 attempts, .
72 EF STEQ 616/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1364 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 621/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 13721829 t fired, 861 attempts, .
72 EF STEQ 621/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1369 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 626/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 13833238 t fired, 867 attempts, .
72 EF STEQ 626/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1374 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 631/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 13944742 t fired, 877 attempts, .
72 EF STEQ 631/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1379 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 636/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 14056031 t fired, 881 attempts, .
72 EF STEQ 636/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1384 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 641/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 14167690 t fired, 890 attempts, .
72 EF STEQ 641/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1389 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 646/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 14279324 t fired, 895 attempts, .
72 EF STEQ 646/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1394 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 651/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 14390772 t fired, 903 attempts, .
72 EF STEQ 651/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1399 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 656/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 14502197 t fired, 909 attempts, .
72 EF STEQ 656/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1404 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 661/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 14613981 t fired, 918 attempts, .
72 EF STEQ 661/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1409 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 666/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 14725840 t fired, 924 attempts, .
72 EF STEQ 666/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1414 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 671/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 14837230 t fired, 933 attempts, .
72 EF STEQ 671/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1419 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 676/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 14948873 t fired, 947 attempts, .
72 EF STEQ 676/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1424 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 681/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 15060493 t fired, 952 attempts, .
72 EF STEQ 681/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1429 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 686/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 15172126 t fired, 964 attempts, .
72 EF STEQ 686/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1434 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 691/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 15283622 t fired, 977 attempts, .
72 EF STEQ 691/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1439 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 696/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 15395340 t fired, 990 attempts, .
72 EF STEQ 696/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1444 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 701/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 15506764 t fired, 994 attempts, .
72 EF STEQ 701/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1449 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 706/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 15618522 t fired, 1003 attempts, .
72 EF STEQ 706/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1454 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 711/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 15730174 t fired, 1015 attempts, .
72 EF STEQ 711/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1459 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 716/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 15841944 t fired, 1024 attempts, .
72 EF STEQ 716/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1464 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 721/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 15953591 t fired, 1036 attempts, .
72 EF STEQ 721/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1469 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 726/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 16065201 t fired, 1049 attempts, .
72 EF STEQ 726/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1474 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 731/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 16176911 t fired, 1051 attempts, .
72 EF STEQ 731/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1479 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 736/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 16288495 t fired, 1058 attempts, .
72 EF STEQ 736/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1484 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 741/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 16400213 t fired, 1065 attempts, .
72 EF STEQ 741/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1489 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 746/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 16511883 t fired, 1074 attempts, .
72 EF STEQ 746/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1494 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 751/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 16623418 t fired, 1083 attempts, .
72 EF STEQ 751/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1499 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 756/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 16735039 t fired, 1097 attempts, .
72 EF STEQ 756/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1504 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 761/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 16846651 t fired, 1107 attempts, .
72 EF STEQ 761/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1509 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 766/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 16958212 t fired, 1115 attempts, .
72 EF STEQ 766/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1514 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 771/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 17069946 t fired, 1127 attempts, .
72 EF STEQ 771/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1519 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 776/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 17181413 t fired, 1133 attempts, .
72 EF STEQ 776/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1524 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 781/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 17293058 t fired, 1143 attempts, .
72 EF STEQ 781/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1529 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 787/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 17404610 t fired, 1145 attempts, .
72 EF STEQ 787/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1535 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 792/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 17516156 t fired, 1156 attempts, .
72 EF STEQ 792/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1540 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 797/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 17627812 t fired, 1161 attempts, .
72 EF STEQ 797/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1545 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 802/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 17739415 t fired, 1171 attempts, .
72 EF STEQ 802/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1550 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 807/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 17851071 t fired, 1178 attempts, .
72 EF STEQ 807/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1555 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 812/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 17962735 t fired, 1184 attempts, .
72 EF STEQ 812/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1560 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 817/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 18074329 t fired, 1191 attempts, .
72 EF STEQ 817/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1565 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 822/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 18186021 t fired, 1198 attempts, .
72 EF STEQ 822/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1570 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 827/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 18297672 t fired, 1204 attempts, .
72 EF STEQ 827/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1575 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 832/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 18409335 t fired, 1208 attempts, .
72 EF STEQ 832/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1580 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 837/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 18521118 t fired, 1215 attempts, .
72 EF STEQ 837/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1585 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 842/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 18632881 t fired, 1223 attempts, .
72 EF STEQ 842/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1590 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 847/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 18744565 t fired, 1230 attempts, .
72 EF STEQ 847/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1595 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 852/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 18856186 t fired, 1241 attempts, .
72 EF STEQ 852/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1600 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 857/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 18967839 t fired, 1249 attempts, .
72 EF STEQ 857/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1605 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 862/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 19079680 t fired, 1264 attempts, .
72 EF STEQ 862/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1610 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 867/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 19191211 t fired, 1271 attempts, .
72 EF STEQ 867/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1615 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 872/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 19302735 t fired, 1280 attempts, .
72 EF STEQ 872/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1620 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 877/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 19414391 t fired, 1293 attempts, .
72 EF STEQ 877/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1625 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 882/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 19526059 t fired, 1301 attempts, .
72 EF STEQ 882/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1630 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 887/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 19637747 t fired, 1314 attempts, .
72 EF STEQ 887/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1635 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 892/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 19749540 t fired, 1327 attempts, .
72 EF STEQ 892/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1640 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 897/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 19861217 t fired, 1337 attempts, .
72 EF STEQ 897/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1645 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 902/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 19972922 t fired, 1344 attempts, .
72 EF STEQ 902/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1650 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 907/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 20084786 t fired, 1358 attempts, .
72 EF STEQ 907/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1655 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 912/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 20196452 t fired, 1366 attempts, .
72 EF STEQ 912/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 917/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 20308014 t fired, 1370 attempts, .
72 EF STEQ 917/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 922/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 20419675 t fired, 1375 attempts, .
72 EF STEQ 922/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 927/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 20531269 t fired, 1388 attempts, .
72 EF STEQ 927/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 932/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 20642846 t fired, 1399 attempts, .
72 EF STEQ 932/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 937/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 20754629 t fired, 1402 attempts, .
72 EF STEQ 937/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 942/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 20866355 t fired, 1411 attempts, .
72 EF STEQ 942/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 947/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 20978081 t fired, 1419 attempts, .
72 EF STEQ 947/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 952/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21089713 t fired, 1427 attempts, .
72 EF STEQ 952/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 957/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21201532 t fired, 1433 attempts, .
72 EF STEQ 957/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 962/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21313269 t fired, 1438 attempts, .
72 EF STEQ 962/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 967/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21425029 t fired, 1441 attempts, .
72 EF STEQ 967/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 972/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21536747 t fired, 1447 attempts, .
72 EF STEQ 972/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 977/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21648402 t fired, 1459 attempts, .
72 EF STEQ 977/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 982/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21760066 t fired, 1475 attempts, .
72 EF STEQ 982/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 987/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21871772 t fired, 1486 attempts, .
72 EF STEQ 987/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 992/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 21983441 t fired, 1497 attempts, .
72 EF STEQ 992/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 997/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 22095298 t fired, 1503 attempts, .
72 EF STEQ 997/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1002/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 22206871 t fired, 1508 attempts, .
72 EF STEQ 1002/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1007/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 22318662 t fired, 1515 attempts, .
72 EF STEQ 1007/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1012/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 22430343 t fired, 1523 attempts, .
72 EF STEQ 1012/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1017/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 22542176 t fired, 1534 attempts, .
72 EF STEQ 1017/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1022/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 22653925 t fired, 1546 attempts, .
72 EF STEQ 1022/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1027/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 22764909 t fired, 1553 attempts, .
72 EF STEQ 1027/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1032/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 22874667 t fired, 1562 attempts, .
72 EF STEQ 1032/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1037/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 22984927 t fired, 1572 attempts, .
72 EF STEQ 1037/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1042/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 23094446 t fired, 1581 attempts, .
72 EF STEQ 1042/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1047/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 23205537 t fired, 1584 attempts, .
72 EF STEQ 1047/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1052/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 23316206 t fired, 1594 attempts, .
72 EF STEQ 1052/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1057/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 23427262 t fired, 1605 attempts, .
72 EF STEQ 1057/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1062/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 23539003 t fired, 1615 attempts, .
72 EF STEQ 1062/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1067/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 23649820 t fired, 1627 attempts, .
72 EF STEQ 1067/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1072/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 23761069 t fired, 1640 attempts, .
72 EF STEQ 1072/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1077/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 23872223 t fired, 1649 attempts, .
72 EF STEQ 1077/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1082/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 23983045 t fired, 1654 attempts, .
72 EF STEQ 1082/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1087/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 24093460 t fired, 1667 attempts, .
72 EF STEQ 1087/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1092/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 24204401 t fired, 1679 attempts, .
72 EF STEQ 1092/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1097/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 24316075 t fired, 1688 attempts, .
72 EF STEQ 1097/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1102/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 24427691 t fired, 1697 attempts, .
72 EF STEQ 1102/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1107/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 24539379 t fired, 1707 attempts, .
72 EF STEQ 1107/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1112/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 24651230 t fired, 1718 attempts, .
72 EF STEQ 1112/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1117/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 24763211 t fired, 1734 attempts, .
72 EF STEQ 1117/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1122/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 24874955 t fired, 1745 attempts, .
72 EF STEQ 1122/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1127/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 24986701 t fired, 1751 attempts, .
72 EF STEQ 1127/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1132/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 25098384 t fired, 1758 attempts, .
72 EF STEQ 1132/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1137/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 25210112 t fired, 1770 attempts, .
72 EF STEQ 1137/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1142/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 25321937 t fired, 1781 attempts, .
72 EF STEQ 1142/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1147/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 25433307 t fired, 1790 attempts, .
72 EF STEQ 1147/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1152/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 25544869 t fired, 1800 attempts, .
72 EF STEQ 1152/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1157/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 25656613 t fired, 1806 attempts, .
72 EF STEQ 1157/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1162/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 25768461 t fired, 1817 attempts, .
72 EF STEQ 1162/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1167/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 25880169 t fired, 1826 attempts, .
72 EF STEQ 1167/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1172/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 25991866 t fired, 1838 attempts, .
72 EF STEQ 1172/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1177/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 26103478 t fired, 1845 attempts, .
72 EF STEQ 1177/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1182/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 26215352 t fired, 1856 attempts, .
72 EF STEQ 1182/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1187/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 26327125 t fired, 1864 attempts, .
72 EF STEQ 1187/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1192/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 26438892 t fired, 1877 attempts, .
72 EF STEQ 1192/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1197/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 26550557 t fired, 1886 attempts, .
72 EF STEQ 1197/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1202/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 26662194 t fired, 1891 attempts, .
72 EF STEQ 1202/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1207/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 26774014 t fired, 1900 attempts, .
72 EF STEQ 1207/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1212/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 26885564 t fired, 1902 attempts, .
72 EF STEQ 1212/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1217/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 26997127 t fired, 1907 attempts, .
72 EF STEQ 1217/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1222/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 27108667 t fired, 1917 attempts, .
72 EF STEQ 1222/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1970 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1227/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 27220312 t fired, 1933 attempts, .
72 EF STEQ 1227/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1232/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 27331598 t fired, 1944 attempts, .
72 EF STEQ 1232/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1237/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 27443371 t fired, 1955 attempts, .
72 EF STEQ 1237/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1242/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 27555142 t fired, 1961 attempts, .
72 EF STEQ 1242/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1247/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 27666935 t fired, 1974 attempts, .
72 EF STEQ 1247/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1252/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 27778815 t fired, 1982 attempts, .
72 EF STEQ 1252/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1257/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 27890369 t fired, 1991 attempts, .
72 EF STEQ 1257/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1262/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 28001807 t fired, 1999 attempts, .
72 EF STEQ 1262/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1267/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 28113392 t fired, 2008 attempts, .
72 EF STEQ 1267/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1272/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 28225094 t fired, 2023 attempts, .
72 EF STEQ 1272/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2020 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1277/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 28336770 t fired, 2030 attempts, .
72 EF STEQ 1277/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2025 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1282/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 28448375 t fired, 2040 attempts, .
72 EF STEQ 1282/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2030 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1287/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 28560292 t fired, 2054 attempts, .
72 EF STEQ 1287/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2035 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1292/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 28671985 t fired, 2064 attempts, .
72 EF STEQ 1292/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2040 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1297/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 28783714 t fired, 2073 attempts, .
72 EF STEQ 1297/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2045 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1302/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 28895498 t fired, 2084 attempts, .
72 EF STEQ 1302/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2050 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1307/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 29007080 t fired, 2090 attempts, .
72 EF STEQ 1307/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2055 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1312/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 29118712 t fired, 2103 attempts, .
72 EF STEQ 1312/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2060 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1317/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 29230123 t fired, 2112 attempts, .
72 EF STEQ 1317/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2065 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1322/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 29341481 t fired, 2122 attempts, .
72 EF STEQ 1322/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2070 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1327/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 29453097 t fired, 2130 attempts, .
72 EF STEQ 1327/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2075 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1332/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 29564866 t fired, 2141 attempts, .
72 EF STEQ 1332/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2080 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1337/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 29676140 t fired, 2160 attempts, .
72 EF STEQ 1337/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2085 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1342/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 29787672 t fired, 2169 attempts, .
72 EF STEQ 1342/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2090 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1347/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 29899306 t fired, 2183 attempts, .
72 EF STEQ 1347/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2095 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1352/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 30010905 t fired, 2192 attempts, .
72 EF STEQ 1352/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2100 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1357/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 30122222 t fired, 2202 attempts, .
72 EF STEQ 1357/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2105 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1362/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 30233659 t fired, 2209 attempts, .
72 EF STEQ 1362/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2110 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1367/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 30344743 t fired, 2223 attempts, .
72 EF STEQ 1367/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2115 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1372/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 30454658 t fired, 2231 attempts, .
72 EF STEQ 1372/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2120 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1377/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 30565949 t fired, 2235 attempts, .
72 EF STEQ 1377/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2125 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1382/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 30677145 t fired, 2249 attempts, .
72 EF STEQ 1382/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2130 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1387/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 30788556 t fired, 2256 attempts, .
72 EF STEQ 1387/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2135 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1392/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 30900037 t fired, 2272 attempts, .
72 EF STEQ 1392/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2140 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1397/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 31011418 t fired, 2280 attempts, .
72 EF STEQ 1397/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2145 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1402/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 31123008 t fired, 2288 attempts, .
72 EF STEQ 1402/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2150 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1407/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 31234702 t fired, 2303 attempts, .
72 EF STEQ 1407/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2155 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1412/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 31346125 t fired, 2315 attempts, .
72 EF STEQ 1412/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2160 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1417/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 31457637 t fired, 2322 attempts, .
72 EF STEQ 1417/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2165 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1422/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 31569255 t fired, 2331 attempts, .
72 EF STEQ 1422/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2170 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1427/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 31680991 t fired, 2337 attempts, .
72 EF STEQ 1427/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2175 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1432/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 31792509 t fired, 2349 attempts, .
72 EF STEQ 1432/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2180 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1437/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 31903734 t fired, 2356 attempts, .
72 EF STEQ 1437/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2185 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1442/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 32015286 t fired, 2364 attempts, .
72 EF STEQ 1442/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2190 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1447/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 32126684 t fired, 2371 attempts, .
72 EF STEQ 1447/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2195 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1452/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 32238227 t fired, 2378 attempts, .
72 EF STEQ 1452/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2200 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1457/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 32349564 t fired, 2386 attempts, .
72 EF STEQ 1457/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2205 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1462/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 32460918 t fired, 2397 attempts, .
72 EF STEQ 1462/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2210 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1467/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 32572243 t fired, 2408 attempts, .
72 EF STEQ 1467/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2215 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1472/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 32683614 t fired, 2419 attempts, .
72 EF STEQ 1472/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2220 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1477/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 32795045 t fired, 2427 attempts, .
72 EF STEQ 1477/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2225 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1482/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 32906611 t fired, 2435 attempts, .
72 EF STEQ 1482/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2230 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1487/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 33018112 t fired, 2447 attempts, .
72 EF STEQ 1487/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2235 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1492/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 33129469 t fired, 2458 attempts, .
72 EF STEQ 1492/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2240 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1497/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 33240844 t fired, 2468 attempts, .
72 EF STEQ 1497/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2245 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1502/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 33352315 t fired, 2474 attempts, .
72 EF STEQ 1502/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2250 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1507/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 33463736 t fired, 2487 attempts, .
72 EF STEQ 1507/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2255 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1512/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 33575272 t fired, 2494 attempts, .
72 EF STEQ 1512/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2260 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1517/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 33686783 t fired, 2502 attempts, .
72 EF STEQ 1517/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2265 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1522/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 33798199 t fired, 2509 attempts, .
72 EF STEQ 1522/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2270 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1527/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 33909870 t fired, 2517 attempts, .
72 EF STEQ 1527/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2275 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1532/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 34021350 t fired, 2532 attempts, .
72 EF STEQ 1532/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2280 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1537/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 34132825 t fired, 2537 attempts, .
72 EF STEQ 1537/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2285 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1542/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 34244375 t fired, 2548 attempts, .
72 EF STEQ 1542/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2290 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1547/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 34355661 t fired, 2550 attempts, .
72 EF STEQ 1547/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2295 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1552/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 34467042 t fired, 2566 attempts, .
72 EF STEQ 1552/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2300 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1557/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 34578274 t fired, 2574 attempts, .
72 EF STEQ 1557/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2305 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1562/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 34689765 t fired, 2587 attempts, .
72 EF STEQ 1562/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2310 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1567/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 34801503 t fired, 2596 attempts, .
72 EF STEQ 1567/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2315 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1572/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 34913418 t fired, 2600 attempts, .
72 EF STEQ 1572/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2320 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1577/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 35025188 t fired, 2609 attempts, .
72 EF STEQ 1577/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2325 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1582/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 35137164 t fired, 2618 attempts, .
72 EF STEQ 1582/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2330 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1587/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 35248920 t fired, 2626 attempts, .
72 EF STEQ 1587/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2335 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1592/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 35360616 t fired, 2639 attempts, .
72 EF STEQ 1592/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2340 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1597/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 35472069 t fired, 2648 attempts, .
72 EF STEQ 1597/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2345 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1602/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 35583795 t fired, 2655 attempts, .
72 EF STEQ 1602/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2350 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1607/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 35695494 t fired, 2665 attempts, .
72 EF STEQ 1607/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2355 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1612/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 35807598 t fired, 2673 attempts, .
72 EF STEQ 1612/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2360 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1617/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 35919338 t fired, 2688 attempts, .
72 EF STEQ 1617/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2365 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1622/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 36031358 t fired, 2696 attempts, .
72 EF STEQ 1622/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2370 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1627/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 36143343 t fired, 2707 attempts, .
72 EF STEQ 1627/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2375 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1632/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 36255253 t fired, 2720 attempts, .
72 EF STEQ 1632/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2380 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1637/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 36366813 t fired, 2727 attempts, .
72 EF STEQ 1637/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2385 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1642/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 36478200 t fired, 2737 attempts, .
72 EF STEQ 1642/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2390 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1647/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 36589756 t fired, 2744 attempts, .
72 EF STEQ 1647/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2395 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1652/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 36701299 t fired, 2757 attempts, .
72 EF STEQ 1652/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2400 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1657/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 36812682 t fired, 2766 attempts, .
72 EF STEQ 1657/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2405 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1662/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 36924240 t fired, 2774 attempts, .
72 EF STEQ 1662/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2410 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1667/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 37035716 t fired, 2786 attempts, .
72 EF STEQ 1667/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2415 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1672/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 37147244 t fired, 2797 attempts, .
72 EF STEQ 1672/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2420 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1677/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 37258771 t fired, 2806 attempts, .
72 EF STEQ 1677/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2425 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1682/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 37369805 t fired, 2817 attempts, .
72 EF STEQ 1682/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2430 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1687/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 37480927 t fired, 2821 attempts, .
72 EF STEQ 1687/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2435 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1692/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 37592542 t fired, 2833 attempts, .
72 EF STEQ 1692/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2440 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1697/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 37704144 t fired, 2844 attempts, .
72 EF STEQ 1697/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2445 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1702/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 37815803 t fired, 2856 attempts, .
72 EF STEQ 1702/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2450 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1707/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 37927846 t fired, 2868 attempts, .
72 EF STEQ 1707/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2455 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1712/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 38039729 t fired, 2874 attempts, .
72 EF STEQ 1712/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2460 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1717/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 38151379 t fired, 2883 attempts, .
72 EF STEQ 1717/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2465 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1722/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 38263089 t fired, 2899 attempts, .
72 EF STEQ 1722/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2470 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1727/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 38374896 t fired, 2906 attempts, .
72 EF STEQ 1727/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2475 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1732/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 38486325 t fired, 2919 attempts, .
72 EF STEQ 1732/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2480 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1737/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 38597342 t fired, 2933 attempts, .
72 EF STEQ 1737/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2485 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1742/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 38708253 t fired, 2940 attempts, .
72 EF STEQ 1742/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2490 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1747/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 38819481 t fired, 2949 attempts, .
72 EF STEQ 1747/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2495 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1752/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 38930551 t fired, 2962 attempts, .
72 EF STEQ 1752/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2500 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1757/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 39042201 t fired, 2975 attempts, .
72 EF STEQ 1757/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2505 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1762/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 39153530 t fired, 2987 attempts, .
72 EF STEQ 1762/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2510 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1767/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 39265110 t fired, 2997 attempts, .
72 EF STEQ 1767/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2515 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1772/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 39376307 t fired, 3002 attempts, .
72 EF STEQ 1772/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2520 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1777/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 39487324 t fired, 3012 attempts, .
72 EF STEQ 1777/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2525 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1782/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 39598839 t fired, 3020 attempts, .
72 EF STEQ 1782/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2530 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1787/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 39710105 t fired, 3030 attempts, .
72 EF STEQ 1787/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2535 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1792/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 39821153 t fired, 3039 attempts, .
72 EF STEQ 1792/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2540 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1797/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 39932483 t fired, 3045 attempts, .
72 EF STEQ 1797/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2545 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1802/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 40043705 t fired, 3052 attempts, .
72 EF STEQ 1802/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2550 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1807/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 40155501 t fired, 3062 attempts, .
72 EF STEQ 1807/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2555 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1812/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 40267319 t fired, 3072 attempts, .
72 EF STEQ 1812/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2560 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1817/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 40378988 t fired, 3080 attempts, .
72 EF STEQ 1817/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2565 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1822/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 40490292 t fired, 3091 attempts, .
72 EF STEQ 1822/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2570 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1827/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 40601615 t fired, 3097 attempts, .
72 EF STEQ 1827/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2575 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1832/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 40713075 t fired, 3107 attempts, .
72 EF STEQ 1832/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2580 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1837/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 40824410 t fired, 3116 attempts, .
72 EF STEQ 1837/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2585 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1842/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 40935801 t fired, 3121 attempts, .
72 EF STEQ 1842/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2590 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1847/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 41047248 t fired, 3127 attempts, .
72 EF STEQ 1847/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2595 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1852/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 41158848 t fired, 3139 attempts, .
72 EF STEQ 1852/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2600 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1857/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 41270105 t fired, 3147 attempts, .
72 EF STEQ 1857/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2605 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1862/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 41381579 t fired, 3158 attempts, .
72 EF STEQ 1862/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2610 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1867/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 41492994 t fired, 3164 attempts, .
72 EF STEQ 1867/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2615 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1872/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 41604433 t fired, 3172 attempts, .
72 EF STEQ 1872/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2620 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1877/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 41715783 t fired, 3183 attempts, .
72 EF STEQ 1877/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2625 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1882/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 41827225 t fired, 3195 attempts, .
72 EF STEQ 1882/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2630 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1887/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 41938567 t fired, 3205 attempts, .
72 EF STEQ 1887/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2635 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1892/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 42049943 t fired, 3211 attempts, .
72 EF STEQ 1892/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2640 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1897/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 42161257 t fired, 3220 attempts, .
72 EF STEQ 1897/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2645 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1902/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 42272666 t fired, 3227 attempts, .
72 EF STEQ 1902/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2650 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1907/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 42383963 t fired, 3235 attempts, .
72 EF STEQ 1907/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2655 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1912/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 42495264 t fired, 3244 attempts, .
72 EF STEQ 1912/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2660 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1917/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 42606746 t fired, 3253 attempts, .
72 EF STEQ 1917/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2665 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1922/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 42718224 t fired, 3264 attempts, .
72 EF STEQ 1922/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2670 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1927/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 42829439 t fired, 3273 attempts, .
72 EF STEQ 1927/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2675 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1932/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 42940949 t fired, 3279 attempts, .
72 EF STEQ 1932/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2680 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1937/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 43052212 t fired, 3289 attempts, .
72 EF STEQ 1937/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2685 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1942/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 43163721 t fired, 3297 attempts, .
72 EF STEQ 1942/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2690 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1947/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 43275205 t fired, 3302 attempts, .
72 EF STEQ 1947/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2695 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1952/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 43386588 t fired, 3308 attempts, .
72 EF STEQ 1952/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2700 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1957/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 43498148 t fired, 3321 attempts, .
72 EF STEQ 1957/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2705 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1962/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 43609568 t fired, 3327 attempts, .
72 EF STEQ 1962/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2710 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1967/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 43720844 t fired, 3332 attempts, .
72 EF STEQ 1967/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2715 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1972/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 43832196 t fired, 3336 attempts, .
72 EF STEQ 1972/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2720 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1977/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 43943396 t fired, 3346 attempts, .
72 EF STEQ 1977/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2725 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1982/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 44054759 t fired, 3354 attempts, .
72 EF STEQ 1982/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2730 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1987/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 44166106 t fired, 3362 attempts, .
72 EF STEQ 1987/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2735 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1992/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 44277487 t fired, 3368 attempts, .
72 EF STEQ 1992/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2740 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 1997/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 44388826 t fired, 3378 attempts, .
72 EF STEQ 1997/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2745 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2002/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 44500020 t fired, 3387 attempts, .
72 EF STEQ 2002/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2750 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2007/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 44611600 t fired, 3395 attempts, .
72 EF STEQ 2007/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2755 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2012/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 44722825 t fired, 3403 attempts, .
72 EF STEQ 2012/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2760 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2017/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 44833853 t fired, 3408 attempts, .
72 EF STEQ 2017/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2765 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2022/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 44944777 t fired, 3417 attempts, .
72 EF STEQ 2022/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2770 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2027/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 45055981 t fired, 3426 attempts, .
72 EF STEQ 2027/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2775 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2032/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 45166958 t fired, 3437 attempts, .
72 EF STEQ 2032/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2780 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2037/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 45278163 t fired, 3446 attempts, .
72 EF STEQ 2037/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2785 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2042/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 45389220 t fired, 3451 attempts, .
72 EF STEQ 2042/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2790 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2047/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 45500701 t fired, 3457 attempts, .
72 EF STEQ 2047/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2795 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2052/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 45612225 t fired, 3469 attempts, .
72 EF STEQ 2052/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2800 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2057/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 45723489 t fired, 3483 attempts, .
72 EF STEQ 2057/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2805 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2062/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 45834821 t fired, 3487 attempts, .
72 EF STEQ 2062/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2810 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2067/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 45945643 t fired, 3499 attempts, .
72 EF STEQ 2067/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2815 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2072/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 46056908 t fired, 3511 attempts, .
72 EF STEQ 2072/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2820 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2077/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 46167989 t fired, 3524 attempts, .
72 EF STEQ 2077/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2825 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2082/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 46279426 t fired, 3535 attempts, .
72 EF STEQ 2082/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2830 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2087/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 46390732 t fired, 3542 attempts, .
72 EF STEQ 2087/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2835 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2092/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 46501831 t fired, 3551 attempts, .
72 EF STEQ 2092/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2840 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2097/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 46613096 t fired, 3556 attempts, .
72 EF STEQ 2097/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2845 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2102/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 46724139 t fired, 3561 attempts, .
72 EF STEQ 2102/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2850 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2107/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 46835237 t fired, 3570 attempts, .
72 EF STEQ 2107/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2855 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2112/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 46946469 t fired, 3583 attempts, .
72 EF STEQ 2112/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2860 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2117/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 47057690 t fired, 3591 attempts, .
72 EF STEQ 2117/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2865 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2122/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 47168897 t fired, 3600 attempts, .
72 EF STEQ 2122/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2870 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2127/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 47280215 t fired, 3605 attempts, .
72 EF STEQ 2127/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2875 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2132/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 47391285 t fired, 3615 attempts, .
72 EF STEQ 2132/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2880 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2137/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 47502411 t fired, 3626 attempts, .
72 EF STEQ 2137/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2885 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2142/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 47613509 t fired, 3631 attempts, .
72 EF STEQ 2142/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2890 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2147/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 47724700 t fired, 3645 attempts, .
72 EF STEQ 2147/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2895 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2152/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 47835757 t fired, 3650 attempts, .
72 EF STEQ 2152/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2900 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2157/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 47946981 t fired, 3659 attempts, .
72 EF STEQ 2157/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2905 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2162/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 48057754 t fired, 3666 attempts, .
72 EF STEQ 2162/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2910 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2167/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 48168940 t fired, 3677 attempts, .
72 EF STEQ 2167/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2915 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2172/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 48280006 t fired, 3685 attempts, .
72 EF STEQ 2172/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2920 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2177/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 48391071 t fired, 3691 attempts, .
72 EF STEQ 2177/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2925 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2182/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 48502009 t fired, 3696 attempts, .
72 EF STEQ 2182/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2930 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2187/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 48613845 t fired, 3708 attempts, .
72 EF STEQ 2187/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2935 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2192/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 48725764 t fired, 3717 attempts, .
72 EF STEQ 2192/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2940 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2197/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 48837716 t fired, 3730 attempts, .
72 EF STEQ 2197/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2945 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2202/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 48949634 t fired, 3737 attempts, .
72 EF STEQ 2202/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2950 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2207/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 49061212 t fired, 3745 attempts, .
72 EF STEQ 2207/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2955 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2212/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 49172266 t fired, 3753 attempts, .
72 EF STEQ 2212/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2960 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2217/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 49283281 t fired, 3759 attempts, .
72 EF STEQ 2217/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2965 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2222/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 49394489 t fired, 3774 attempts, .
72 EF STEQ 2222/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2970 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2227/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 49505693 t fired, 3787 attempts, .
72 EF STEQ 2227/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2975 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2232/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 49616991 t fired, 3797 attempts, .
72 EF STEQ 2232/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2980 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2237/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 49728208 t fired, 3808 attempts, .
72 EF STEQ 2237/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2985 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2242/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 49839670 t fired, 3817 attempts, .
72 EF STEQ 2242/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2990 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2247/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 49951296 t fired, 3827 attempts, .
72 EF STEQ 2247/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 2995 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2252/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 50062666 t fired, 3837 attempts, .
72 EF STEQ 2252/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3000 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2257/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 50173630 t fired, 3848 attempts, .
72 EF STEQ 2257/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3005 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2262/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 50284834 t fired, 3858 attempts, .
72 EF STEQ 2262/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3010 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2267/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 50396321 t fired, 3865 attempts, .
72 EF STEQ 2267/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3015 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2272/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 50507747 t fired, 3874 attempts, .
72 EF STEQ 2272/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3020 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2277/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 50619173 t fired, 3882 attempts, .
72 EF STEQ 2277/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3025 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2282/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 50730492 t fired, 3891 attempts, .
72 EF STEQ 2282/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3030 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2287/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 50842025 t fired, 3901 attempts, .
72 EF STEQ 2287/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3035 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2292/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 50953221 t fired, 3910 attempts, .
72 EF STEQ 2292/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3040 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2297/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 51064517 t fired, 3922 attempts, .
72 EF STEQ 2297/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3045 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2302/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 51175769 t fired, 3929 attempts, .
72 EF STEQ 2302/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3050 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2307/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 51287090 t fired, 3939 attempts, .
72 EF STEQ 2307/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3055 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2312/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 51398188 t fired, 3948 attempts, .
72 EF STEQ 2312/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3060 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2317/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 51509423 t fired, 3960 attempts, .
72 EF STEQ 2317/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3065 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2322/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 51620823 t fired, 3970 attempts, .
72 EF STEQ 2322/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3070 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2327/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 51731966 t fired, 3979 attempts, .
72 EF STEQ 2327/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3075 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2332/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 51843003 t fired, 3986 attempts, .
72 EF STEQ 2332/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3080 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2337/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 51954190 t fired, 3996 attempts, .
72 EF STEQ 2337/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3085 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2342/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 52065570 t fired, 4008 attempts, .
72 EF STEQ 2342/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3090 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2347/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 52177122 t fired, 4023 attempts, .
72 EF STEQ 2347/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3095 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2352/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 52288523 t fired, 4033 attempts, .
72 EF STEQ 2352/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3100 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2357/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 52399686 t fired, 4043 attempts, .
72 EF STEQ 2357/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3105 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2362/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 52510914 t fired, 4052 attempts, .
72 EF STEQ 2362/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3110 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2367/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 52622433 t fired, 4061 attempts, .
72 EF STEQ 2367/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3115 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2372/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 52733817 t fired, 4070 attempts, .
72 EF STEQ 2372/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3120 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2377/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 52845091 t fired, 4077 attempts, .
72 EF STEQ 2377/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3125 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2382/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 52956191 t fired, 4091 attempts, .
72 EF STEQ 2382/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3130 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2387/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 53067588 t fired, 4102 attempts, .
72 EF STEQ 2387/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3135 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2392/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 53179001 t fired, 4110 attempts, .
72 EF STEQ 2392/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3140 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2397/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 53290071 t fired, 4112 attempts, .
72 EF STEQ 2397/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3145 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2402/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 53401424 t fired, 4113 attempts, .
72 EF STEQ 2402/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3150 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2407/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 53513049 t fired, 4125 attempts, .
72 EF STEQ 2407/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3155 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2412/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 53624307 t fired, 4136 attempts, .
72 EF STEQ 2412/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3160 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2417/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 53735827 t fired, 4147 attempts, .
72 EF STEQ 2417/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3165 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2422/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 53847032 t fired, 4160 attempts, .
72 EF STEQ 2422/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3170 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2427/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 53956270 t fired, 4169 attempts, .
72 EF STEQ 2427/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3175 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2432/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 54065913 t fired, 4185 attempts, .
72 EF STEQ 2432/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3180 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 2437/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 54175727 t fired, 4196 attempts, .
72 EF STEQ 2437/2852 0/5 PolyORBLF-PT-S04J06T08-CTLFireability-11 sara is running.
Time elapsed: 3185 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T08-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-05: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-06: EGEF true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-07: CONJ false findpath
PolyORBLF-PT-S04J06T08-CTLFireability-08: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-12: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-13: INITIAL false preprocessing
PolyORBLF-PT-S04J06T08-CTLFireability-14: CTL true CTL model checker
PolyORBLF-PT-S04J06T08-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T08-CTLFireability-11: DISJ 0 0 2 0 3 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S04J06T08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S04J06T08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r294-tall-167873946800570"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S04J06T08.tgz
mv PolyORBLF-PT-S04J06T08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;