About the Execution of LoLA for PolyORBLF-PT-S04J06T06
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
4587.476 | 3600000.00 | 8306898.00 | 7488.80 | FFT?T??T?FT?TF?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r294-tall-167873946800562.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PolyORBLF-PT-S04J06T06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r294-tall-167873946800562
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.7M
-rw-r--r-- 1 mcc users 13K Feb 26 14:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K Feb 26 14:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 25K Feb 26 14:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 145K Feb 26 14:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 8.8K Feb 25 16:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 39K Feb 25 16:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 16:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 31K Feb 25 16:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 30K Feb 26 14:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 168K Feb 26 14:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 77K Feb 26 14:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 371K Feb 26 14:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.2K Feb 25 16:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 2.6M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-00
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-01
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-02
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-03
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-04
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-05
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-06
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-07
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-08
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-09
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-10
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-11
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-12
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-13
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-14
FORMULA_NAME PolyORBLF-PT-S04J06T06-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678906067948
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-PT-S04J06T06
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT PolyORBLF-PT-S04J06T06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
spx_run: Lost feasibility 10 times - iter 13700 and 586 nodes.
FORMULA PolyORBLF-PT-S04J06T06-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T06-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T06-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T06-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T06-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T06-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S04J06T06-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 11645732 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16161740 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 39 (type EXCL) for 36 PolyORBLF-PT-S04J06T06-CTLFireability-12
lola: time limit : 173 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:665
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 39 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-12
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: markings : 2505
lola: fired transitions : 7395
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 58 (type EXCL) for 57 PolyORBLF-PT-S04J06T06-CTLFireability-15
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 65 (type FNDP) for 50 PolyORBLF-PT-S04J06T06-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 50 PolyORBLF-PT-S04J06T06-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SRCH) for 50 PolyORBLF-PT-S04J06T06-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 71 (type SRCH) for PolyORBLF-PT-S04J06T06-CTLFireability-14
lola: result : unknown
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type FNDP) for 30 PolyORBLF-PT-S04J06T06-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-68.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 3/206 2/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 127743 m, 25548 m/sec, 219081 t fired, .
61 EF FNDP 3/1650 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 53812 t fired, 1 attempts, .
65 EF FNDP 3/1650 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 63397 t fired, 1 attempts, .
68 EF STEQ 3/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 302 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 8/206 3/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 270608 m, 28573 m/sec, 917033 t fired, .
61 EF FNDP 8/1647 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 211759 t fired, 1 attempts, .
65 EF FNDP 8/1647 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 217399 t fired, 1 attempts, .
68 EF STEQ 8/3298 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 307 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 13/206 4/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 425694 m, 31017 m/sec, 1613108 t fired, .
61 EF FNDP 13/1642 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 368998 t fired, 1 attempts, .
65 EF FNDP 13/1642 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 371461 t fired, 1 attempts, .
68 EF STEQ 13/3293 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 312 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 18/206 6/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 590697 m, 33000 m/sec, 2329701 t fired, .
61 EF FNDP 18/1637 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 522346 t fired, 1 attempts, .
65 EF FNDP 18/1637 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 529759 t fired, 1 attempts, .
68 EF STEQ 18/3288 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 317 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 23/206 7/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 757837 m, 33428 m/sec, 3049070 t fired, .
61 EF FNDP 23/1632 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 674902 t fired, 1 attempts, .
65 EF FNDP 23/1632 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 688088 t fired, 1 attempts, .
68 EF STEQ 23/3283 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 322 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 28/206 9/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 926330 m, 33698 m/sec, 3776265 t fired, .
61 EF FNDP 28/1627 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 827413 t fired, 2 attempts, .
65 EF FNDP 28/1627 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 846558 t fired, 2 attempts, .
68 EF STEQ 28/3278 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 327 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 33/206 10/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 1093900 m, 33514 m/sec, 4498136 t fired, .
61 EF FNDP 33/1622 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 979961 t fired, 2 attempts, .
65 EF FNDP 33/1622 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 1004950 t fired, 3 attempts, .
68 EF STEQ 33/3273 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 332 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 38/206 12/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 1261845 m, 33589 m/sec, 5222837 t fired, .
61 EF FNDP 38/1617 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 1132319 t fired, 2 attempts, .
65 EF FNDP 38/1617 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 1163302 t fired, 3 attempts, .
68 EF STEQ 38/3268 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 337 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 43/206 13/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 1429081 m, 33447 m/sec, 5941545 t fired, .
61 EF FNDP 43/1612 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 1284834 t fired, 3 attempts, .
65 EF FNDP 43/1612 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 1321694 t fired, 4 attempts, .
68 EF STEQ 43/3263 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 342 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 48/206 15/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 1594560 m, 33095 m/sec, 6670271 t fired, .
61 EF FNDP 48/1607 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 1437304 t fired, 3 attempts, .
65 EF FNDP 48/1607 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 1480121 t fired, 5 attempts, .
68 EF STEQ 48/3258 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 347 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 53/206 16/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 1760463 m, 33180 m/sec, 7389344 t fired, .
61 EF FNDP 53/1602 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 1589902 t fired, 4 attempts, .
65 EF FNDP 53/1602 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 1638614 t fired, 8 attempts, .
68 EF STEQ 53/3253 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 352 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 58/206 17/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 1926042 m, 33115 m/sec, 8109557 t fired, .
61 EF FNDP 58/1597 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 1742669 t fired, 6 attempts, .
65 EF FNDP 58/1597 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 1797001 t fired, 11 attempts, .
68 EF STEQ 58/3248 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 357 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 63/206 19/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 2089152 m, 32622 m/sec, 8834508 t fired, .
61 EF FNDP 63/1592 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 1895689 t fired, 7 attempts, .
65 EF FNDP 63/1592 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 1955346 t fired, 15 attempts, .
68 EF STEQ 63/3243 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 362 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 68/206 20/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 2251221 m, 32413 m/sec, 9543467 t fired, .
61 EF FNDP 68/1587 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 2045918 t fired, 15 attempts, .
65 EF FNDP 68/1587 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 2113756 t fired, 24 attempts, .
68 EF STEQ 68/3238 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 367 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 73/206 22/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 2415067 m, 32769 m/sec, 10256584 t fired, .
61 EF FNDP 73/1582 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 2196125 t fired, 15 attempts, .
65 EF FNDP 73/1582 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 2271881 t fired, 28 attempts, .
68 EF STEQ 73/3233 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 372 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 78/206 23/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 2574197 m, 31826 m/sec, 10954708 t fired, .
61 EF FNDP 78/1577 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 2352241 t fired, 18 attempts, .
65 EF FNDP 78/1577 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 2426626 t fired, 33 attempts, .
68 EF STEQ 78/3228 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 377 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 83/206 24/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 2726896 m, 30539 m/sec, 11642603 t fired, .
61 EF FNDP 83/1572 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 2486942 t fired, 23 attempts, .
65 EF FNDP 83/1572 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 2583608 t fired, 40 attempts, .
68 EF STEQ 83/3223 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 382 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 88/206 25/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 2839684 m, 22557 m/sec, 12139712 t fired, .
61 EF FNDP 88/1567 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 2581936 t fired, 31 attempts, .
65 EF FNDP 88/1567 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 2741753 t fired, 50 attempts, .
68 EF STEQ 88/3218 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 387 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 93/206 26/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 2924175 m, 16898 m/sec, 12514788 t fired, .
61 EF FNDP 93/1562 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 2734078 t fired, 44 attempts, .
65 EF FNDP 93/1562 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 2880507 t fired, 55 attempts, .
68 EF STEQ 93/3213 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 392 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 98/206 27/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 3052283 m, 25621 m/sec, 13078200 t fired, .
61 EF FNDP 98/1557 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 2842138 t fired, 51 attempts, .
65 EF FNDP 98/1557 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 2958245 t fired, 57 attempts, .
68 EF STEQ 98/3208 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 397 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 103/206 28/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 3205372 m, 30617 m/sec, 13761274 t fired, .
61 EF FNDP 103/1552 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 2920430 t fired, 53 attempts, .
65 EF FNDP 103/1552 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 3044899 t fired, 59 attempts, .
68 EF STEQ 103/3203 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 402 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 108/206 29/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 3315884 m, 22102 m/sec, 14260713 t fired, .
61 EF FNDP 108/1547 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3002992 t fired, 56 attempts, .
65 EF FNDP 108/1547 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 3178663 t fired, 66 attempts, .
68 EF STEQ 108/3198 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 407 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 113/206 31/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 3465117 m, 29846 m/sec, 14924120 t fired, .
61 EF FNDP 113/1542 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3097655 t fired, 64 attempts, .
65 EF FNDP 113/1542 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 3271501 t fired, 68 attempts, .
68 EF STEQ 113/3193 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 412 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 118/206 32/32 PolyORBLF-PT-S04J06T06-CTLFireability-15 3625966 m, 32169 m/sec, 15636930 t fired, .
61 EF FNDP 118/1537 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3176826 t fired, 71 attempts, .
65 EF FNDP 118/1537 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 3351659 t fired, 73 attempts, .
68 EF STEQ 118/3188 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 2 2 0 3 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 123/1532 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3302923 t fired, 76 attempts, .
65 EF FNDP 123/1532 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 3477884 t fired, 78 attempts, .
68 EF STEQ 123/3183 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 50 PolyORBLF-PT-S04J06T06-CTLFireability-14
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-14
lola: result : false
lola: markings : 190533
lola: fired transitions : 258219
lola: time used : 3.000000
lola: memory pages used : 2
lola: LAUNCH task # 48 (type EXCL) for 47 PolyORBLF-PT-S04J06T06-CTLFireability-13
lola: time limit : 226 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-13
lola: result : false
lola: markings : 4954
lola: fired transitions : 15037
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 PolyORBLF-PT-S04J06T06-CTLFireability-11
lola: time limit : 244 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 2/244 3/32 PolyORBLF-PT-S04J06T06-CTLFireability-11 233356 m, 46671 m/sec, 251680 t fired, .
61 EF FNDP 128/1524 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3381532 t fired, 78 attempts, .
65 EF FNDP 128/1524 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 3637990 t fired, 85 attempts, .
68 EF STEQ 128/3175 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 7/244 10/32 PolyORBLF-PT-S04J06T06-CTLFireability-11 1056953 m, 164719 m/sec, 1155501 t fired, .
61 EF FNDP 133/1522 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3460519 t fired, 85 attempts, .
65 EF FNDP 133/1522 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 3798253 t fired, 96 attempts, .
68 EF STEQ 133/3173 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 12/244 17/32 PolyORBLF-PT-S04J06T06-CTLFireability-11 1835429 m, 155695 m/sec, 2018264 t fired, .
61 EF FNDP 138/1517 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3539461 t fired, 93 attempts, .
65 EF FNDP 138/1517 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 3958483 t fired, 113 attempts, .
68 EF STEQ 138/3168 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 17/244 23/32 PolyORBLF-PT-S04J06T06-CTLFireability-11 2599117 m, 152737 m/sec, 2869496 t fired, .
61 EF FNDP 143/1512 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3618132 t fired, 96 attempts, .
65 EF FNDP 143/1512 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 4118206 t fired, 127 attempts, .
68 EF STEQ 143/3163 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 22/244 30/32 PolyORBLF-PT-S04J06T06-CTLFireability-11 3349102 m, 149997 m/sec, 3713194 t fired, .
61 EF FNDP 148/1507 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3701455 t fired, 100 attempts, .
65 EF FNDP 148/1507 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 4278337 t fired, 141 attempts, .
68 EF STEQ 148/3158 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 153/1502 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3850506 t fired, 109 attempts, .
65 EF FNDP 153/1502 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 4438332 t fired, 154 attempts, .
68 EF STEQ 153/3153 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 PolyORBLF-PT-S04J06T06-CTLFireability-09
lola: time limit : 262 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-09
lola: result : false
lola: markings : 1912
lola: fired transitions : 5905
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 PolyORBLF-PT-S04J06T06-CTLFireability-08
lola: time limit : 286 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/286 2/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 193527 m, 38705 m/sec, 950996 t fired, .
61 EF FNDP 158/1497 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 3998472 t fired, 119 attempts, .
65 EF FNDP 158/1497 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 4597499 t fired, 165 attempts, .
68 EF STEQ 158/3148 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/286 4/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 349276 m, 31149 m/sec, 1965100 t fired, .
61 EF FNDP 163/1492 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 4155001 t fired, 129 attempts, .
65 EF FNDP 163/1492 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 4754424 t fired, 181 attempts, .
68 EF STEQ 163/3143 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/286 5/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 510315 m, 32207 m/sec, 2976819 t fired, .
61 EF FNDP 168/1487 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 4312043 t fired, 146 attempts, .
65 EF FNDP 168/1487 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 4911481 t fired, 195 attempts, .
68 EF STEQ 168/3138 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/286 6/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 671086 m, 32154 m/sec, 3977750 t fired, .
61 EF FNDP 173/1482 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 4468273 t fired, 157 attempts, .
65 EF FNDP 173/1482 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 5067283 t fired, 212 attempts, .
68 EF STEQ 173/3133 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/286 8/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 832073 m, 32197 m/sec, 4984114 t fired, .
61 EF FNDP 178/1477 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 4624681 t fired, 166 attempts, .
65 EF FNDP 178/1477 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 5224220 t fired, 224 attempts, .
68 EF STEQ 178/3128 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/286 9/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 993769 m, 32339 m/sec, 5993200 t fired, .
61 EF FNDP 183/1472 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 4781689 t fired, 179 attempts, .
65 EF FNDP 183/1472 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 5381590 t fired, 238 attempts, .
68 EF STEQ 183/3123 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/286 11/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 1153940 m, 32034 m/sec, 6998884 t fired, .
61 EF FNDP 188/1467 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 4938245 t fired, 195 attempts, .
65 EF FNDP 188/1467 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 5538903 t fired, 248 attempts, .
68 EF STEQ 188/3118 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/286 12/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 1311520 m, 31516 m/sec, 7992600 t fired, .
61 EF FNDP 193/1462 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 5094729 t fired, 210 attempts, .
65 EF FNDP 193/1462 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 5694840 t fired, 267 attempts, .
68 EF STEQ 193/3113 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/286 13/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 1469273 m, 31550 m/sec, 8983968 t fired, .
61 EF FNDP 198/1457 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 5251467 t fired, 232 attempts, .
65 EF FNDP 198/1457 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 5850661 t fired, 285 attempts, .
68 EF STEQ 198/3108 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/286 15/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 1626386 m, 31422 m/sec, 9983330 t fired, .
61 EF FNDP 203/1452 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 5408530 t fired, 245 attempts, .
65 EF FNDP 203/1452 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 6007491 t fired, 300 attempts, .
68 EF STEQ 203/3103 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/286 16/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 1783575 m, 31437 m/sec, 10977848 t fired, .
61 EF FNDP 208/1447 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 5565286 t fired, 262 attempts, .
65 EF FNDP 208/1447 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 6164760 t fired, 310 attempts, .
68 EF STEQ 208/3098 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 60/286 18/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 1941518 m, 31588 m/sec, 11973712 t fired, .
61 EF FNDP 213/1442 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 5722381 t fired, 275 attempts, .
65 EF FNDP 213/1442 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 6322044 t fired, 321 attempts, .
68 EF STEQ 213/3093 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 65/286 19/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 2096138 m, 30924 m/sec, 12964851 t fired, .
61 EF FNDP 218/1437 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 5878981 t fired, 285 attempts, .
65 EF FNDP 218/1437 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 6478529 t fired, 337 attempts, .
68 EF STEQ 218/3088 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 70/286 20/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 2252743 m, 31321 m/sec, 13958889 t fired, .
61 EF FNDP 223/1432 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 6035811 t fired, 293 attempts, .
65 EF FNDP 223/1432 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 6636129 t fired, 352 attempts, .
68 EF STEQ 223/3083 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 75/286 22/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 2408106 m, 31072 m/sec, 14942872 t fired, .
61 EF FNDP 228/1427 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 6192505 t fired, 307 attempts, .
65 EF FNDP 228/1427 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 6791977 t fired, 370 attempts, .
68 EF STEQ 228/3078 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 80/286 23/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 2563883 m, 31155 m/sec, 15934110 t fired, .
61 EF FNDP 233/1422 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 6349154 t fired, 322 attempts, .
65 EF FNDP 233/1422 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 6949323 t fired, 382 attempts, .
68 EF STEQ 233/3073 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 85/286 24/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 2717889 m, 30801 m/sec, 16929416 t fired, .
61 EF FNDP 238/1417 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 6506046 t fired, 334 attempts, .
65 EF FNDP 238/1417 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 7107030 t fired, 397 attempts, .
68 EF STEQ 238/3068 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 90/286 26/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 2872216 m, 30865 m/sec, 17918064 t fired, .
61 EF FNDP 243/1412 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 6662660 t fired, 343 attempts, .
65 EF FNDP 243/1412 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 7264533 t fired, 409 attempts, .
68 EF STEQ 243/3063 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 95/286 27/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 3026726 m, 30902 m/sec, 18903422 t fired, .
61 EF FNDP 248/1407 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 6819330 t fired, 361 attempts, .
65 EF FNDP 248/1407 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 7420861 t fired, 426 attempts, .
68 EF STEQ 248/3058 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 100/286 28/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 3178830 m, 30420 m/sec, 19881790 t fired, .
61 EF FNDP 253/1402 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 6976049 t fired, 374 attempts, .
65 EF FNDP 253/1402 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 7576877 t fired, 448 attempts, .
68 EF STEQ 253/3053 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 105/286 29/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 3330707 m, 30375 m/sec, 20865118 t fired, .
61 EF FNDP 258/1397 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 7132854 t fired, 384 attempts, .
65 EF FNDP 258/1397 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 7733736 t fired, 466 attempts, .
68 EF STEQ 258/3048 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 110/286 31/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 3482933 m, 30445 m/sec, 21840998 t fired, .
61 EF FNDP 263/1392 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 7289775 t fired, 406 attempts, .
65 EF FNDP 263/1392 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 7890480 t fired, 478 attempts, .
68 EF STEQ 263/3043 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 115/286 32/32 PolyORBLF-PT-S04J06T06-CTLFireability-08 3636441 m, 30701 m/sec, 22825901 t fired, .
61 EF FNDP 268/1387 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 7446679 t fired, 425 attempts, .
65 EF FNDP 268/1387 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 8048645 t fired, 497 attempts, .
68 EF STEQ 268/3038 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 273/1382 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 7603657 t fired, 440 attempts, .
65 EF FNDP 273/1382 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 8206614 t fired, 512 attempts, .
68 EF STEQ 273/3033 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 PolyORBLF-PT-S04J06T06-CTLFireability-07
lola: time limit : 302 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-07
lola: result : true
lola: markings : 190533
lola: fired transitions : 447452
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 16 (type EXCL) for 15 PolyORBLF-PT-S04J06T06-CTLFireability-05
lola: time limit : 336 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 3/336 4/32 PolyORBLF-PT-S04J06T06-CTLFireability-05 310670 m, 62134 m/sec, 618214 t fired, .
61 EF FNDP 278/1375 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 7760603 t fired, 449 attempts, .
65 EF FNDP 278/1375 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 8362877 t fired, 529 attempts, .
68 EF STEQ 278/3026 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 8/336 8/32 PolyORBLF-PT-S04J06T06-CTLFireability-05 803186 m, 98503 m/sec, 1822137 t fired, .
61 EF FNDP 283/1372 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 7917448 t fired, 462 attempts, .
65 EF FNDP 283/1372 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 8518849 t fired, 540 attempts, .
68 EF STEQ 283/3023 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 13/336 13/32 PolyORBLF-PT-S04J06T06-CTLFireability-05 1269424 m, 93247 m/sec, 3029194 t fired, .
61 EF FNDP 288/1367 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 8073819 t fired, 478 attempts, .
65 EF FNDP 288/1367 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 8675442 t fired, 555 attempts, .
68 EF STEQ 288/3018 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 18/336 17/32 PolyORBLF-PT-S04J06T06-CTLFireability-05 1722836 m, 90682 m/sec, 4242600 t fired, .
61 EF FNDP 293/1362 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 8230489 t fired, 496 attempts, .
65 EF FNDP 293/1362 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 8832741 t fired, 573 attempts, .
68 EF STEQ 293/3013 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 23/336 22/32 PolyORBLF-PT-S04J06T06-CTLFireability-05 2200235 m, 95479 m/sec, 5474308 t fired, .
61 EF FNDP 298/1357 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 8387483 t fired, 512 attempts, .
65 EF FNDP 298/1357 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 8989648 t fired, 584 attempts, .
68 EF STEQ 298/3008 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 28/336 26/32 PolyORBLF-PT-S04J06T06-CTLFireability-05 2669920 m, 93937 m/sec, 6695165 t fired, .
61 EF FNDP 303/1352 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 8543365 t fired, 528 attempts, .
65 EF FNDP 303/1352 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 9146289 t fired, 595 attempts, .
68 EF STEQ 303/3003 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 33/336 31/32 PolyORBLF-PT-S04J06T06-CTLFireability-05 3119206 m, 89857 m/sec, 7914305 t fired, .
61 EF FNDP 308/1347 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 8696508 t fired, 551 attempts, .
65 EF FNDP 308/1347 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 9302946 t fired, 616 attempts, .
68 EF STEQ 308/2998 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 313/1342 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 8853890 t fired, 573 attempts, .
65 EF FNDP 313/1342 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 9456854 t fired, 627 attempts, .
68 EF STEQ 313/2993 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-PT-S04J06T06-CTLFireability-03
lola: time limit : 373 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/373 7/32 PolyORBLF-PT-S04J06T06-CTLFireability-03 494168 m, 98833 m/sec, 1272627 t fired, .
61 EF FNDP 318/1337 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 9007728 t fired, 588 attempts, .
65 EF FNDP 318/1337 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 9614500 t fired, 638 attempts, .
68 EF STEQ 318/2988 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/373 13/32 PolyORBLF-PT-S04J06T06-CTLFireability-03 986657 m, 98497 m/sec, 2544818 t fired, .
61 EF FNDP 323/1332 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 9160710 t fired, 600 attempts, .
65 EF FNDP 323/1332 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 9772919 t fired, 653 attempts, .
68 EF STEQ 323/2983 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/373 18/32 PolyORBLF-PT-S04J06T06-CTLFireability-03 1479789 m, 98626 m/sec, 3818824 t fired, .
61 EF FNDP 328/1327 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 9313499 t fired, 622 attempts, .
65 EF FNDP 328/1327 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 9931880 t fired, 672 attempts, .
68 EF STEQ 328/2978 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/373 24/32 PolyORBLF-PT-S04J06T06-CTLFireability-03 1970342 m, 98110 m/sec, 5070600 t fired, .
61 EF FNDP 333/1322 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 9468450 t fired, 648 attempts, .
65 EF FNDP 333/1322 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 10088240 t fired, 694 attempts, .
68 EF STEQ 333/2973 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/373 30/32 PolyORBLF-PT-S04J06T06-CTLFireability-03 2468793 m, 99690 m/sec, 6334030 t fired, .
61 EF FNDP 338/1317 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 9621327 t fired, 662 attempts, .
65 EF FNDP 338/1317 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 10245792 t fired, 710 attempts, .
68 EF STEQ 338/2968 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 1 2 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 343/1312 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 9774643 t fired, 677 attempts, .
65 EF FNDP 343/1312 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 10400331 t fired, 725 attempts, .
68 EF STEQ 343/2963 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-PT-S04J06T06-CTLFireability-02
lola: time limit : 422 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-02
lola: result : true
lola: markings : 80952
lola: fired transitions : 105187
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-PT-S04J06T06-CTLFireability-01
lola: time limit : 493 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-01
lola: result : false
lola: markings : 433
lola: fired transitions : 434
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S04J06T06-CTLFireability-00
lola: time limit : 591 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-00
lola: result : false
lola: markings : 433
lola: fired transitions : 888
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 50 PolyORBLF-PT-S04J06T06-CTLFireability-14
lola: time limit : 739 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 348/1307 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 9927906 t fired, 688 attempts, .
65 EF FNDP 348/1307 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 10554581 t fired, 737 attempts, .
68 EF STEQ 348/2958 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 5/739 2/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 124742 m, 24948 m/sec, 138671 t fired, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 353/1302 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 10081287 t fired, 702 attempts, .
65 EF FNDP 353/1302 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 10708813 t fired, 757 attempts, .
68 EF STEQ 353/2953 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 10/739 3/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 264844 m, 28020 m/sec, 298560 t fired, .
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 358/1297 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 10234942 t fired, 721 attempts, .
65 EF FNDP 358/1297 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 10863025 t fired, 776 attempts, .
68 EF STEQ 358/2948 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 15/739 4/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 403986 m, 27828 m/sec, 462821 t fired, .
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 363/1292 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 10388302 t fired, 738 attempts, .
65 EF FNDP 363/1292 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 11017253 t fired, 799 attempts, .
68 EF STEQ 363/2943 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 20/739 5/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 542664 m, 27735 m/sec, 630987 t fired, .
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 368/1287 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 10541540 t fired, 756 attempts, .
65 EF FNDP 368/1287 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 11171489 t fired, 821 attempts, .
68 EF STEQ 368/2938 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 25/739 6/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 680810 m, 27629 m/sec, 801684 t fired, .
Time elapsed: 667 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 373/1282 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 10696628 t fired, 785 attempts, .
65 EF FNDP 373/1282 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 11327007 t fired, 833 attempts, .
68 EF STEQ 373/2933 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 30/739 7/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 819901 m, 27818 m/sec, 975149 t fired, .
Time elapsed: 672 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 378/1277 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 10852466 t fired, 804 attempts, .
65 EF FNDP 378/1277 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 11481750 t fired, 847 attempts, .
68 EF STEQ 378/2928 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 35/739 8/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 957853 m, 27590 m/sec, 1150881 t fired, .
Time elapsed: 677 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 383/1272 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 11006425 t fired, 829 attempts, .
65 EF FNDP 383/1272 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 11638944 t fired, 859 attempts, .
68 EF STEQ 383/2923 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 40/739 9/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 1098120 m, 28053 m/sec, 1329874 t fired, .
Time elapsed: 682 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 388/1267 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 11159811 t fired, 855 attempts, .
65 EF FNDP 388/1267 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 11797565 t fired, 871 attempts, .
68 EF STEQ 388/2918 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 45/739 10/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 1239582 m, 28292 m/sec, 1510433 t fired, .
Time elapsed: 687 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 393/1262 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 11313068 t fired, 869 attempts, .
65 EF FNDP 393/1262 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 11956297 t fired, 896 attempts, .
68 EF STEQ 393/2913 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 50/739 11/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 1380790 m, 28241 m/sec, 1691783 t fired, .
Time elapsed: 692 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 398/1257 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 11466190 t fired, 885 attempts, .
65 EF FNDP 398/1257 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 12115052 t fired, 917 attempts, .
68 EF STEQ 398/2908 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 55/739 12/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 1522209 m, 28283 m/sec, 1875568 t fired, .
Time elapsed: 697 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 403/1252 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 11619833 t fired, 903 attempts, .
65 EF FNDP 403/1252 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 12273828 t fired, 934 attempts, .
68 EF STEQ 403/2903 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 60/739 14/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 1662920 m, 28142 m/sec, 2059530 t fired, .
Time elapsed: 702 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 408/1247 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 11775682 t fired, 932 attempts, .
65 EF FNDP 408/1247 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 12432542 t fired, 959 attempts, .
68 EF STEQ 408/2898 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 65/739 15/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 1804002 m, 28216 m/sec, 2245894 t fired, .
Time elapsed: 707 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 413/1242 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 11930936 t fired, 949 attempts, .
65 EF FNDP 413/1242 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 12591450 t fired, 980 attempts, .
68 EF STEQ 413/2893 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 70/739 16/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 1944794 m, 28158 m/sec, 2432512 t fired, .
Time elapsed: 712 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 418/1237 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 12086329 t fired, 964 attempts, .
65 EF FNDP 418/1237 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 12750355 t fired, 992 attempts, .
68 EF STEQ 418/2888 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 75/739 17/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 2085433 m, 28127 m/sec, 2620115 t fired, .
Time elapsed: 717 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 423/1232 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 12241267 t fired, 985 attempts, .
65 EF FNDP 423/1232 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 12909269 t fired, 1012 attempts, .
68 EF STEQ 423/2883 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 80/739 18/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 2226145 m, 28142 m/sec, 2807784 t fired, .
Time elapsed: 722 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 428/1227 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 12389292 t fired, 998 attempts, .
65 EF FNDP 428/1227 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 13067857 t fired, 1027 attempts, .
68 EF STEQ 428/2878 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 85/739 19/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 2362644 m, 27299 m/sec, 2993319 t fired, .
Time elapsed: 727 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 433/1222 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 12540953 t fired, 1019 attempts, .
65 EF FNDP 433/1222 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 13224563 t fired, 1052 attempts, .
68 EF STEQ 433/2873 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 90/739 20/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 2503410 m, 28153 m/sec, 3182679 t fired, .
Time elapsed: 732 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 438/1217 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 12698166 t fired, 1033 attempts, .
65 EF FNDP 438/1217 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 13384823 t fired, 1072 attempts, .
68 EF STEQ 438/2868 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 95/739 21/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 2643627 m, 28043 m/sec, 3372601 t fired, .
Time elapsed: 737 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 443/1212 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 12854579 t fired, 1057 attempts, .
65 EF FNDP 443/1212 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 13539551 t fired, 1098 attempts, .
68 EF STEQ 443/2863 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 100/739 22/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 2781869 m, 27648 m/sec, 3558480 t fired, .
Time elapsed: 742 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 448/1207 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 13005169 t fired, 1078 attempts, .
65 EF FNDP 448/1207 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 13691955 t fired, 1113 attempts, .
68 EF STEQ 448/2858 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 105/739 23/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 2921277 m, 27881 m/sec, 3746857 t fired, .
Time elapsed: 747 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 453/1202 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 13159724 t fired, 1095 attempts, .
65 EF FNDP 453/1202 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 13850404 t fired, 1131 attempts, .
68 EF STEQ 453/2853 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 110/739 24/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 3060856 m, 27915 m/sec, 3936399 t fired, .
Time elapsed: 752 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 458/1197 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 13314588 t fired, 1116 attempts, .
65 EF FNDP 458/1197 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 14008990 t fired, 1146 attempts, .
68 EF STEQ 458/2848 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 115/739 25/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 3200828 m, 27994 m/sec, 4127047 t fired, .
Time elapsed: 757 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 463/1192 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 13469291 t fired, 1135 attempts, .
65 EF FNDP 463/1192 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 14167414 t fired, 1161 attempts, .
68 EF STEQ 463/2843 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 120/739 26/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 3339861 m, 27806 m/sec, 4319600 t fired, .
Time elapsed: 762 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 468/1187 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 13624979 t fired, 1150 attempts, .
65 EF FNDP 468/1187 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 14325659 t fired, 1181 attempts, .
68 EF STEQ 468/2838 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 125/739 27/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 3479358 m, 27899 m/sec, 4511154 t fired, .
Time elapsed: 767 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 473/1182 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 13781219 t fired, 1173 attempts, .
65 EF FNDP 473/1182 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 14484193 t fired, 1208 attempts, .
68 EF STEQ 473/2833 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 130/739 28/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 3618475 m, 27823 m/sec, 4703821 t fired, .
Time elapsed: 772 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 478/1177 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 13937104 t fired, 1189 attempts, .
65 EF FNDP 478/1177 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 14642674 t fired, 1229 attempts, .
68 EF STEQ 478/2828 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 135/739 29/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 3757613 m, 27827 m/sec, 4896692 t fired, .
Time elapsed: 777 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 483/1172 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 14091835 t fired, 1206 attempts, .
65 EF FNDP 483/1172 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 14801070 t fired, 1246 attempts, .
68 EF STEQ 483/2823 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 140/739 30/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 3896532 m, 27783 m/sec, 5088135 t fired, .
Time elapsed: 782 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 488/1167 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 14246410 t fired, 1216 attempts, .
65 EF FNDP 488/1167 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 14959608 t fired, 1267 attempts, .
68 EF STEQ 488/2818 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 145/739 31/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 4036000 m, 27893 m/sec, 5278439 t fired, .
Time elapsed: 787 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 3 0 4 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 493/1162 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 14401137 t fired, 1238 attempts, .
65 EF FNDP 493/1162 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 15118203 t fired, 1285 attempts, .
68 EF STEQ 493/2813 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
69 EF EXCL 150/739 32/32 PolyORBLF-PT-S04J06T06-CTLFireability-14 4174967 m, 27793 m/sec, 5473708 t fired, .
Time elapsed: 792 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 69 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 3 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 498/1157 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 14555498 t fired, 1260 attempts, .
65 EF FNDP 498/1157 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 15277123 t fired, 1305 attempts, .
68 EF STEQ 498/2808 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 797 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 64 (type EXCL) for 30 PolyORBLF-PT-S04J06T06-CTLFireability-10
lola: time limit : 934 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 503/1152 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 14709396 t fired, 1275 attempts, .
64 EF EXCL 5/934 2/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 143752 m, 28750 m/sec, 165623 t fired, .
65 EF FNDP 503/1152 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 15435749 t fired, 1319 attempts, .
68 EF STEQ 503/2803 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 802 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 508/1147 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 14867146 t fired, 1295 attempts, .
64 EF EXCL 10/934 3/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 285330 m, 28315 m/sec, 333404 t fired, .
65 EF FNDP 508/1147 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 15592748 t fired, 1336 attempts, .
68 EF STEQ 508/2798 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 807 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 513/1142 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 15024567 t fired, 1315 attempts, .
64 EF EXCL 15/934 4/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 425378 m, 28009 m/sec, 506954 t fired, .
65 EF FNDP 513/1142 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 15749530 t fired, 1355 attempts, .
68 EF STEQ 513/2793 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 812 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 518/1137 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 15182180 t fired, 1336 attempts, .
64 EF EXCL 20/934 5/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 565782 m, 28080 m/sec, 683685 t fired, .
65 EF FNDP 518/1137 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 15907238 t fired, 1383 attempts, .
68 EF STEQ 518/2788 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 817 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 523/1132 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 15339608 t fired, 1352 attempts, .
64 EF EXCL 25/934 6/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 704752 m, 27794 m/sec, 861266 t fired, .
65 EF FNDP 523/1132 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 16063980 t fired, 1404 attempts, .
68 EF STEQ 523/2783 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 822 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 528/1127 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 15496933 t fired, 1367 attempts, .
64 EF EXCL 30/934 7/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 843219 m, 27693 m/sec, 1041228 t fired, .
65 EF FNDP 528/1127 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 16220494 t fired, 1426 attempts, .
68 EF STEQ 528/2778 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 827 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 533/1122 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 15654276 t fired, 1391 attempts, .
64 EF EXCL 35/934 8/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 981913 m, 27738 m/sec, 1225012 t fired, .
65 EF FNDP 533/1122 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 16377292 t fired, 1443 attempts, .
68 EF STEQ 533/2773 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 832 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 538/1117 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 15811792 t fired, 1413 attempts, .
64 EF EXCL 40/934 9/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 1120485 m, 27714 m/sec, 1408314 t fired, .
65 EF FNDP 538/1117 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 16533946 t fired, 1461 attempts, .
68 EF STEQ 538/2768 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 837 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 543/1112 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 15969129 t fired, 1427 attempts, .
64 EF EXCL 45/934 10/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 1259319 m, 27766 m/sec, 1592719 t fired, .
65 EF FNDP 543/1112 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 16691182 t fired, 1482 attempts, .
68 EF STEQ 543/2763 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 842 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 548/1107 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 16126502 t fired, 1446 attempts, .
64 EF EXCL 50/934 11/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 1397400 m, 27616 m/sec, 1777045 t fired, .
65 EF FNDP 548/1107 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 16847732 t fired, 1503 attempts, .
68 EF STEQ 548/2758 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 847 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 553/1102 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 16283974 t fired, 1466 attempts, .
64 EF EXCL 55/934 13/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 1535437 m, 27607 m/sec, 1963407 t fired, .
65 EF FNDP 553/1102 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 17004803 t fired, 1517 attempts, .
68 EF STEQ 553/2753 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 852 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 558/1097 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 16441339 t fired, 1479 attempts, .
64 EF EXCL 60/934 14/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 1672847 m, 27482 m/sec, 2149197 t fired, .
65 EF FNDP 558/1097 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 17161157 t fired, 1533 attempts, .
68 EF STEQ 558/2748 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 857 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 563/1092 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 16598879 t fired, 1493 attempts, .
64 EF EXCL 65/934 15/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 1810406 m, 27511 m/sec, 2336695 t fired, .
65 EF FNDP 563/1092 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 17317747 t fired, 1552 attempts, .
68 EF STEQ 563/2743 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 862 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 568/1087 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 16756442 t fired, 1507 attempts, .
64 EF EXCL 70/934 16/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 1948460 m, 27610 m/sec, 2524685 t fired, .
65 EF FNDP 568/1087 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 17475453 t fired, 1573 attempts, .
68 EF STEQ 568/2738 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 867 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 573/1082 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 16913973 t fired, 1523 attempts, .
64 EF EXCL 75/934 17/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 2086324 m, 27572 m/sec, 2714884 t fired, .
65 EF FNDP 573/1082 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 17633318 t fired, 1591 attempts, .
68 EF STEQ 573/2733 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 872 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 578/1077 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 17071497 t fired, 1539 attempts, .
64 EF EXCL 80/934 18/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 2223836 m, 27502 m/sec, 2902034 t fired, .
65 EF FNDP 578/1077 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 17790206 t fired, 1618 attempts, .
68 EF STEQ 578/2728 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 877 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 583/1072 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 17229265 t fired, 1551 attempts, .
64 EF EXCL 85/934 19/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 2360799 m, 27392 m/sec, 3089752 t fired, .
65 EF FNDP 583/1072 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 17947163 t fired, 1636 attempts, .
68 EF STEQ 583/2723 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 882 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 588/1067 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 17386775 t fired, 1565 attempts, .
64 EF EXCL 90/934 20/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 2496903 m, 27220 m/sec, 3275993 t fired, .
65 EF FNDP 588/1067 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 18103042 t fired, 1657 attempts, .
68 EF STEQ 588/2718 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 887 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 593/1062 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 17544461 t fired, 1578 attempts, .
64 EF EXCL 95/934 21/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 2633778 m, 27375 m/sec, 3466572 t fired, .
65 EF FNDP 593/1062 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 18259890 t fired, 1685 attempts, .
68 EF STEQ 593/2713 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 892 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 598/1057 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 17702190 t fired, 1597 attempts, .
64 EF EXCL 100/934 22/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 2770563 m, 27357 m/sec, 3656381 t fired, .
65 EF FNDP 598/1057 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 18417179 t fired, 1703 attempts, .
68 EF STEQ 598/2708 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 897 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 603/1052 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 17860033 t fired, 1619 attempts, .
64 EF EXCL 105/934 23/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 2904836 m, 26854 m/sec, 3843884 t fired, .
65 EF FNDP 603/1052 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 18571875 t fired, 1726 attempts, .
68 EF STEQ 603/2703 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 902 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 608/1047 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 18017818 t fired, 1639 attempts, .
64 EF EXCL 110/934 24/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 3041720 m, 27376 m/sec, 4033692 t fired, .
65 EF FNDP 608/1047 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 18728918 t fired, 1750 attempts, .
68 EF STEQ 608/2698 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 907 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 613/1042 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 18175788 t fired, 1665 attempts, .
64 EF EXCL 115/934 25/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 3178734 m, 27402 m/sec, 4225734 t fired, .
65 EF FNDP 613/1042 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 18886527 t fired, 1769 attempts, .
68 EF STEQ 613/2693 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 912 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 618/1037 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 18333468 t fired, 1686 attempts, .
64 EF EXCL 120/934 26/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 3315397 m, 27332 m/sec, 4417194 t fired, .
65 EF FNDP 618/1037 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 19043546 t fired, 1779 attempts, .
68 EF STEQ 618/2688 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 917 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 623/1032 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 18490821 t fired, 1706 attempts, .
64 EF EXCL 125/934 27/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 3452266 m, 27373 m/sec, 4609110 t fired, .
65 EF FNDP 623/1032 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 19200929 t fired, 1796 attempts, .
68 EF STEQ 623/2683 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 922 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 628/1027 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 18648377 t fired, 1729 attempts, .
64 EF EXCL 130/934 28/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 3588893 m, 27325 m/sec, 4798217 t fired, .
65 EF FNDP 628/1027 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 19357495 t fired, 1816 attempts, .
68 EF STEQ 628/2678 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 927 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 633/1022 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 18805921 t fired, 1749 attempts, .
64 EF EXCL 135/934 29/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 3725304 m, 27282 m/sec, 4991415 t fired, .
65 EF FNDP 633/1022 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 19514786 t fired, 1838 attempts, .
68 EF STEQ 633/2673 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 932 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 638/1017 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 18963485 t fired, 1766 attempts, .
64 EF EXCL 140/934 30/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 3861570 m, 27253 m/sec, 5182429 t fired, .
65 EF FNDP 638/1017 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 19671610 t fired, 1870 attempts, .
68 EF STEQ 638/2668 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 937 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 643/1012 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 19121121 t fired, 1781 attempts, .
64 EF EXCL 145/934 31/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 3997899 m, 27265 m/sec, 5374646 t fired, .
65 EF FNDP 643/1012 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 19828715 t fired, 1894 attempts, .
68 EF STEQ 643/2663 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 942 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 2 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 648/1007 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 19278633 t fired, 1801 attempts, .
64 EF EXCL 150/934 32/32 PolyORBLF-PT-S04J06T06-CTLFireability-10 4134449 m, 27310 m/sec, 5565394 t fired, .
65 EF FNDP 648/1007 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 19985893 t fired, 1905 attempts, .
68 EF STEQ 648/2658 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 947 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 64 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 1 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 653/1002 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 19436083 t fired, 1821 attempts, .
65 EF FNDP 653/1002 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 20143285 t fired, 1922 attempts, .
68 EF STEQ 653/2653 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 952 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 67 (type EXCL) for 12 PolyORBLF-PT-S04J06T06-CTLFireability-04
lola: time limit : 1324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-04
lola: result : false
lola: markings : 327
lola: fired transitions : 327
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 PolyORBLF-PT-S04J06T06-CTLFireability-06
lola: time limit : 2648 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 1 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/2648 5/32 PolyORBLF-PT-S04J06T06-CTLFireability-06 567864 m, 113572 m/sec, 1284519 t fired, .
61 EF FNDP 658/997 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 19593886 t fired, 1842 attempts, .
65 EF FNDP 658/997 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 20299748 t fired, 1939 attempts, .
68 EF STEQ 658/2648 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 957 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 1 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/2648 10/32 PolyORBLF-PT-S04J06T06-CTLFireability-06 1129990 m, 112425 m/sec, 2610305 t fired, .
61 EF FNDP 663/992 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 19751661 t fired, 1860 attempts, .
65 EF FNDP 663/992 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 20457190 t fired, 1954 attempts, .
68 EF STEQ 663/2643 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 962 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 1 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/2648 15/32 PolyORBLF-PT-S04J06T06-CTLFireability-06 1665891 m, 107180 m/sec, 3930739 t fired, .
61 EF FNDP 668/987 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 19909291 t fired, 1874 attempts, .
65 EF FNDP 668/987 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 20614109 t fired, 1974 attempts, .
68 EF STEQ 668/2638 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 967 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 1 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/2648 19/32 PolyORBLF-PT-S04J06T06-CTLFireability-06 2168638 m, 100549 m/sec, 5343950 t fired, .
61 EF FNDP 673/982 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 20066984 t fired, 1890 attempts, .
65 EF FNDP 673/982 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 20771237 t fired, 1990 attempts, .
68 EF STEQ 673/2633 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 972 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 1 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/2648 22/32 PolyORBLF-PT-S04J06T06-CTLFireability-06 2627676 m, 91807 m/sec, 6851602 t fired, .
61 EF FNDP 678/977 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 20224592 t fired, 1905 attempts, .
65 EF FNDP 678/977 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 20928245 t fired, 2005 attempts, .
68 EF STEQ 678/2628 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 977 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 1 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/2648 26/32 PolyORBLF-PT-S04J06T06-CTLFireability-06 3077222 m, 89909 m/sec, 8383292 t fired, .
61 EF FNDP 683/972 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 20382560 t fired, 1932 attempts, .
65 EF FNDP 683/972 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 21086354 t fired, 2021 attempts, .
68 EF STEQ 683/2623 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 982 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 1 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/2648 30/32 PolyORBLF-PT-S04J06T06-CTLFireability-06 3519224 m, 88400 m/sec, 9905556 t fired, .
61 EF FNDP 688/967 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 20540943 t fired, 1949 attempts, .
65 EF FNDP 688/967 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 21244451 t fired, 2043 attempts, .
68 EF STEQ 688/2618 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 987 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for PolyORBLF-PT-S04J06T06-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG 0 2 1 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EF FNDP 693/962 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-10 20699180 t fired, 1968 attempts, .
65 EF FNDP 693/962 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 21402120 t fired, 2065 attempts, .
68 EF STEQ 693/2613 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 992 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 63 (type EQUN) for 30 PolyORBLF-PT-S04J06T06-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
sara: try reading problem file /home/mcc/execution/CTLFireability-63.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 63 (type EQUN) for PolyORBLF-PT-S04J06T06-CTLFireability-10
lola: result : false
lola: CANCELED task # 61 (type FNDP) for PolyORBLF-PT-S04J06T06-CTLFireability-10 (obsolete)
lola: FINISHED task # 61 (type FNDP) for PolyORBLF-PT-S04J06T06-CTLFireability-10
lola: result : unknown
lola: fired transitions : 20798168
lola: tried executions : 1984
lola: time used : 696.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 698/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 21558006 t fired, 2084 attempts, .
68 EF STEQ 698/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 997 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 703/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 21717796 t fired, 2104 attempts, .
68 EF STEQ 703/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 708/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 21877425 t fired, 2128 attempts, .
68 EF STEQ 708/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 713/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 22036930 t fired, 2142 attempts, .
68 EF STEQ 713/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 718/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 22196576 t fired, 2162 attempts, .
68 EF STEQ 718/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 723/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 22355917 t fired, 2179 attempts, .
68 EF STEQ 723/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 728/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 22515718 t fired, 2201 attempts, .
68 EF STEQ 728/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 733/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 22675515 t fired, 2232 attempts, .
68 EF STEQ 733/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 738/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 22835000 t fired, 2257 attempts, .
68 EF STEQ 738/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 743/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 22994318 t fired, 2273 attempts, .
68 EF STEQ 743/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 748/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 23153757 t fired, 2291 attempts, .
68 EF STEQ 748/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 753/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 23313669 t fired, 2305 attempts, .
68 EF STEQ 753/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 758/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 23473391 t fired, 2331 attempts, .
68 EF STEQ 758/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 763/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 23633354 t fired, 2357 attempts, .
68 EF STEQ 763/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 768/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 23793390 t fired, 2382 attempts, .
68 EF STEQ 768/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 773/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 23953617 t fired, 2396 attempts, .
68 EF STEQ 773/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 778/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 24113709 t fired, 2415 attempts, .
68 EF STEQ 778/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 783/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 24273533 t fired, 2430 attempts, .
68 EF STEQ 783/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 788/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 24433630 t fired, 2453 attempts, .
68 EF STEQ 788/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 793/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 24593534 t fired, 2468 attempts, .
68 EF STEQ 793/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 798/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 24753417 t fired, 2487 attempts, .
68 EF STEQ 798/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 803/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 24913038 t fired, 2508 attempts, .
68 EF STEQ 803/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 808/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 25073271 t fired, 2524 attempts, .
68 EF STEQ 808/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 813/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 25233159 t fired, 2535 attempts, .
68 EF STEQ 813/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 818/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 25393279 t fired, 2552 attempts, .
68 EF STEQ 818/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 823/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 25553527 t fired, 2581 attempts, .
68 EF STEQ 823/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 828/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 25713646 t fired, 2601 attempts, .
68 EF STEQ 828/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 833/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 25873828 t fired, 2626 attempts, .
68 EF STEQ 833/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 838/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 26034081 t fired, 2645 attempts, .
68 EF STEQ 838/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 843/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 26193811 t fired, 2664 attempts, .
68 EF STEQ 843/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 848/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 26353829 t fired, 2677 attempts, .
68 EF STEQ 848/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 853/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 26513457 t fired, 2695 attempts, .
68 EF STEQ 853/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 858/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 26673203 t fired, 2718 attempts, .
68 EF STEQ 858/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 863/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 26833128 t fired, 2738 attempts, .
68 EF STEQ 863/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 868/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 26992921 t fired, 2755 attempts, .
68 EF STEQ 868/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 873/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 27152412 t fired, 2769 attempts, .
68 EF STEQ 873/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 878/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 27312137 t fired, 2787 attempts, .
68 EF STEQ 878/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 883/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 27471831 t fired, 2803 attempts, .
68 EF STEQ 883/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 888/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 27632002 t fired, 2822 attempts, .
68 EF STEQ 888/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 893/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 27791898 t fired, 2841 attempts, .
68 EF STEQ 893/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 898/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 27951807 t fired, 2862 attempts, .
68 EF STEQ 898/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 903/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 28111823 t fired, 2887 attempts, .
68 EF STEQ 903/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 908/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 28271537 t fired, 2903 attempts, .
68 EF STEQ 908/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 913/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 28431430 t fired, 2922 attempts, .
68 EF STEQ 913/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 918/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 28591477 t fired, 2945 attempts, .
68 EF STEQ 918/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 923/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 28751321 t fired, 2966 attempts, .
68 EF STEQ 923/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 928/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 28911466 t fired, 2979 attempts, .
68 EF STEQ 928/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 933/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 29071579 t fired, 3000 attempts, .
68 EF STEQ 933/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 938/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 29231631 t fired, 3020 attempts, .
68 EF STEQ 938/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 943/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 29391874 t fired, 3038 attempts, .
68 EF STEQ 943/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 948/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 29552149 t fired, 3063 attempts, .
68 EF STEQ 948/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 953/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 29712197 t fired, 3081 attempts, .
68 EF STEQ 953/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 958/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 29872299 t fired, 3099 attempts, .
68 EF STEQ 958/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 963/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 30032188 t fired, 3118 attempts, .
68 EF STEQ 963/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 968/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 30191989 t fired, 3140 attempts, .
68 EF STEQ 968/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 973/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 30352169 t fired, 3160 attempts, .
68 EF STEQ 973/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 978/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 30511976 t fired, 3176 attempts, .
68 EF STEQ 978/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 983/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 30672382 t fired, 3200 attempts, .
68 EF STEQ 983/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 988/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 30833124 t fired, 3225 attempts, .
68 EF STEQ 988/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 993/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 30993859 t fired, 3239 attempts, .
68 EF STEQ 993/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 998/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 31154626 t fired, 3264 attempts, .
68 EF STEQ 998/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1003/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 31315512 t fired, 3293 attempts, .
68 EF STEQ 1003/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1008/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 31476242 t fired, 3318 attempts, .
68 EF STEQ 1008/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1013/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 31637103 t fired, 3344 attempts, .
68 EF STEQ 1013/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1018/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 31798172 t fired, 3359 attempts, .
68 EF STEQ 1018/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1023/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 31958927 t fired, 3373 attempts, .
68 EF STEQ 1023/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1028/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 32119412 t fired, 3389 attempts, .
68 EF STEQ 1028/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1033/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 32276762 t fired, 3413 attempts, .
68 EF STEQ 1033/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1038/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 32433562 t fired, 3430 attempts, .
68 EF STEQ 1038/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1043/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 32590281 t fired, 3452 attempts, .
68 EF STEQ 1043/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1048/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 32747000 t fired, 3472 attempts, .
68 EF STEQ 1048/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1053/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 32906203 t fired, 3493 attempts, .
68 EF STEQ 1053/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1058/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 33066189 t fired, 3512 attempts, .
68 EF STEQ 1058/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1063/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 33226122 t fired, 3535 attempts, .
68 EF STEQ 1063/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1068/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 33386365 t fired, 3553 attempts, .
68 EF STEQ 1068/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1073/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 33546577 t fired, 3579 attempts, .
68 EF STEQ 1073/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1078/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 33706950 t fired, 3600 attempts, .
68 EF STEQ 1078/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1083/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 33867117 t fired, 3623 attempts, .
68 EF STEQ 1083/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1088/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 34027287 t fired, 3646 attempts, .
68 EF STEQ 1088/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1093/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 34187187 t fired, 3668 attempts, .
68 EF STEQ 1093/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1098/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 34347197 t fired, 3687 attempts, .
68 EF STEQ 1098/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1103/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 34506961 t fired, 3705 attempts, .
68 EF STEQ 1103/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1108/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 34666907 t fired, 3722 attempts, .
68 EF STEQ 1108/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1113/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 34826909 t fired, 3741 attempts, .
68 EF STEQ 1113/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1118/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 34986994 t fired, 3758 attempts, .
68 EF STEQ 1118/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1123/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 35146846 t fired, 3780 attempts, .
68 EF STEQ 1123/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1128/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 35306868 t fired, 3801 attempts, .
68 EF STEQ 1128/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1133/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 35466800 t fired, 3823 attempts, .
68 EF STEQ 1133/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1138/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 35626756 t fired, 3847 attempts, .
68 EF STEQ 1138/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1143/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 35786759 t fired, 3866 attempts, .
68 EF STEQ 1143/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1148/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 35946642 t fired, 3886 attempts, .
68 EF STEQ 1148/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1153/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 36106470 t fired, 3902 attempts, .
68 EF STEQ 1153/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1158/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 36266421 t fired, 3926 attempts, .
68 EF STEQ 1158/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1163/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 36426779 t fired, 3942 attempts, .
68 EF STEQ 1163/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1168/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 36586714 t fired, 3962 attempts, .
68 EF STEQ 1168/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1173/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 36746233 t fired, 3985 attempts, .
68 EF STEQ 1173/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1178/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 36905846 t fired, 4013 attempts, .
68 EF STEQ 1178/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1183/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 37065352 t fired, 4027 attempts, .
68 EF STEQ 1183/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1188/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 37222730 t fired, 4051 attempts, .
68 EF STEQ 1188/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1193/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 37381807 t fired, 4073 attempts, .
68 EF STEQ 1193/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1198/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 37540178 t fired, 4095 attempts, .
68 EF STEQ 1198/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1203/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 37697709 t fired, 4116 attempts, .
68 EF STEQ 1203/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1208/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 37856140 t fired, 4132 attempts, .
68 EF STEQ 1208/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1213/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 38014778 t fired, 4155 attempts, .
68 EF STEQ 1213/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1218/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 38174204 t fired, 4168 attempts, .
68 EF STEQ 1218/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1223/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 38333337 t fired, 4189 attempts, .
68 EF STEQ 1223/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1228/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 38492192 t fired, 4211 attempts, .
68 EF STEQ 1228/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1233/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 38651124 t fired, 4228 attempts, .
68 EF STEQ 1233/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1238/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 38811320 t fired, 4244 attempts, .
68 EF STEQ 1238/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1243/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 38971783 t fired, 4266 attempts, .
68 EF STEQ 1243/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1248/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 39131881 t fired, 4289 attempts, .
68 EF STEQ 1248/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1253/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 39292389 t fired, 4310 attempts, .
68 EF STEQ 1253/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1258/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 39452759 t fired, 4333 attempts, .
68 EF STEQ 1258/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1263/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 39613367 t fired, 4357 attempts, .
68 EF STEQ 1263/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1268/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 39773876 t fired, 4374 attempts, .
68 EF STEQ 1268/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1273/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 39934126 t fired, 4387 attempts, .
68 EF STEQ 1273/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1278/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 40094758 t fired, 4406 attempts, .
68 EF STEQ 1278/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1283/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 40255300 t fired, 4433 attempts, .
68 EF STEQ 1283/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1288/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 40415822 t fired, 4455 attempts, .
68 EF STEQ 1288/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1293/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 40575800 t fired, 4476 attempts, .
68 EF STEQ 1293/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1298/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 40734840 t fired, 4500 attempts, .
68 EF STEQ 1298/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1303/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 40894162 t fired, 4515 attempts, .
68 EF STEQ 1303/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1308/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 41053720 t fired, 4534 attempts, .
68 EF STEQ 1308/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1313/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 41213469 t fired, 4552 attempts, .
68 EF STEQ 1313/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1318/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 41373334 t fired, 4575 attempts, .
68 EF STEQ 1318/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1323/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 41533076 t fired, 4597 attempts, .
68 EF STEQ 1323/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1328/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 41692447 t fired, 4619 attempts, .
68 EF STEQ 1328/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1333/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 41852678 t fired, 4639 attempts, .
68 EF STEQ 1333/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1338/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 42012625 t fired, 4658 attempts, .
68 EF STEQ 1338/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1343/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 42171942 t fired, 4675 attempts, .
68 EF STEQ 1343/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1348/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 42331032 t fired, 4690 attempts, .
68 EF STEQ 1348/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1353/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 42491582 t fired, 4710 attempts, .
68 EF STEQ 1353/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1358/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 42652292 t fired, 4727 attempts, .
68 EF STEQ 1358/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1363/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 42813156 t fired, 4749 attempts, .
68 EF STEQ 1363/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1368/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 42974137 t fired, 4771 attempts, .
68 EF STEQ 1368/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1373/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 43135099 t fired, 4794 attempts, .
68 EF STEQ 1373/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1378/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 43295953 t fired, 4811 attempts, .
68 EF STEQ 1378/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1383/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 43456835 t fired, 4834 attempts, .
68 EF STEQ 1383/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1388/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 43617800 t fired, 4849 attempts, .
68 EF STEQ 1388/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1393/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 43778573 t fired, 4871 attempts, .
68 EF STEQ 1393/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1398/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 43939481 t fired, 4892 attempts, .
68 EF STEQ 1398/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1403/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 44100373 t fired, 4912 attempts, .
68 EF STEQ 1403/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1408/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 44261092 t fired, 4931 attempts, .
68 EF STEQ 1408/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1413/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 44421470 t fired, 4954 attempts, .
68 EF STEQ 1413/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1418/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 44582112 t fired, 4978 attempts, .
68 EF STEQ 1418/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1423/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 44742914 t fired, 5000 attempts, .
68 EF STEQ 1423/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1428/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 44903553 t fired, 5026 attempts, .
68 EF STEQ 1428/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1433/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 45064392 t fired, 5043 attempts, .
68 EF STEQ 1433/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1438/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 45225077 t fired, 5053 attempts, .
68 EF STEQ 1438/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1443/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 45385026 t fired, 5071 attempts, .
68 EF STEQ 1443/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1448/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 45544854 t fired, 5092 attempts, .
68 EF STEQ 1448/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1453/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 45704945 t fired, 5103 attempts, .
68 EF STEQ 1453/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1458/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 45864844 t fired, 5124 attempts, .
68 EF STEQ 1458/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1463/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 46025034 t fired, 5142 attempts, .
68 EF STEQ 1463/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1468/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 46184945 t fired, 5160 attempts, .
68 EF STEQ 1468/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1473/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 46343229 t fired, 5179 attempts, .
68 EF STEQ 1473/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1478/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 46500973 t fired, 5199 attempts, .
68 EF STEQ 1478/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1483/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 46657653 t fired, 5217 attempts, .
68 EF STEQ 1483/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1488/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 46814918 t fired, 5241 attempts, .
68 EF STEQ 1488/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1493/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 46972849 t fired, 5265 attempts, .
68 EF STEQ 1493/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1498/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 47130004 t fired, 5287 attempts, .
68 EF STEQ 1498/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1503/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 47286523 t fired, 5308 attempts, .
68 EF STEQ 1503/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1508/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 47443125 t fired, 5326 attempts, .
68 EF STEQ 1508/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1513/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 47599592 t fired, 5347 attempts, .
68 EF STEQ 1513/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1518/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 47756989 t fired, 5361 attempts, .
68 EF STEQ 1518/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1523/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 47914373 t fired, 5381 attempts, .
68 EF STEQ 1523/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1528/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 48071611 t fired, 5397 attempts, .
68 EF STEQ 1528/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1533/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 48228913 t fired, 5421 attempts, .
68 EF STEQ 1533/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1538/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 48385334 t fired, 5449 attempts, .
68 EF STEQ 1538/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1543/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 48544935 t fired, 5477 attempts, .
68 EF STEQ 1543/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1548/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 48704614 t fired, 5490 attempts, .
68 EF STEQ 1548/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1553/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 48864943 t fired, 5512 attempts, .
68 EF STEQ 1553/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1558/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 49024983 t fired, 5534 attempts, .
68 EF STEQ 1558/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1563/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 49184666 t fired, 5561 attempts, .
68 EF STEQ 1563/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1568/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 49344505 t fired, 5579 attempts, .
68 EF STEQ 1568/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1573/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 49504667 t fired, 5599 attempts, .
68 EF STEQ 1573/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1578/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 49664866 t fired, 5623 attempts, .
68 EF STEQ 1578/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1583/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 49824731 t fired, 5640 attempts, .
68 EF STEQ 1583/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1588/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 49984715 t fired, 5658 attempts, .
68 EF STEQ 1588/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1593/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 50144985 t fired, 5671 attempts, .
68 EF STEQ 1593/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1598/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 50305373 t fired, 5687 attempts, .
68 EF STEQ 1598/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1603/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 50465289 t fired, 5705 attempts, .
68 EF STEQ 1603/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1608/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 50625761 t fired, 5728 attempts, .
68 EF STEQ 1608/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1613/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 50785548 t fired, 5746 attempts, .
68 EF STEQ 1613/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1618/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 50945277 t fired, 5765 attempts, .
68 EF STEQ 1618/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1623/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 51105727 t fired, 5789 attempts, .
68 EF STEQ 1623/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1628/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 51265805 t fired, 5814 attempts, .
68 EF STEQ 1628/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1633/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 51425675 t fired, 5836 attempts, .
68 EF STEQ 1633/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1638/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 51586050 t fired, 5851 attempts, .
68 EF STEQ 1638/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1643/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 51746405 t fired, 5876 attempts, .
68 EF STEQ 1643/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1648/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 51906630 t fired, 5895 attempts, .
68 EF STEQ 1648/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1653/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 52066898 t fired, 5905 attempts, .
68 EF STEQ 1653/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1658/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 52227388 t fired, 5929 attempts, .
68 EF STEQ 1658/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1663/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 52387444 t fired, 5951 attempts, .
68 EF STEQ 1663/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1668/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 52547379 t fired, 5972 attempts, .
68 EF STEQ 1668/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1673/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 52707334 t fired, 5992 attempts, .
68 EF STEQ 1673/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1678/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 52867513 t fired, 6013 attempts, .
68 EF STEQ 1678/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1683/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 53027587 t fired, 6029 attempts, .
68 EF STEQ 1683/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1688/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 53188053 t fired, 6048 attempts, .
68 EF STEQ 1688/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1693/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 53348647 t fired, 6069 attempts, .
68 EF STEQ 1693/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1698/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 53508769 t fired, 6084 attempts, .
68 EF STEQ 1698/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1703/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 53668852 t fired, 6114 attempts, .
68 EF STEQ 1703/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1708/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 53828160 t fired, 6135 attempts, .
68 EF STEQ 1708/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1713/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 53988434 t fired, 6161 attempts, .
68 EF STEQ 1713/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1718/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 54148854 t fired, 6180 attempts, .
68 EF STEQ 1718/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1723/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 54308755 t fired, 6201 attempts, .
68 EF STEQ 1723/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1728/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 54469196 t fired, 6214 attempts, .
68 EF STEQ 1728/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1733/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 54629513 t fired, 6236 attempts, .
68 EF STEQ 1733/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1738/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 54789998 t fired, 6256 attempts, .
68 EF STEQ 1738/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1743/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 54950543 t fired, 6273 attempts, .
68 EF STEQ 1743/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1748/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 55110987 t fired, 6293 attempts, .
68 EF STEQ 1748/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1753/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 55271575 t fired, 6313 attempts, .
68 EF STEQ 1753/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1758/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 55431837 t fired, 6333 attempts, .
68 EF STEQ 1758/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1763/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 55592519 t fired, 6350 attempts, .
68 EF STEQ 1763/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1768/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 55753195 t fired, 6368 attempts, .
68 EF STEQ 1768/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1773/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 55913740 t fired, 6387 attempts, .
68 EF STEQ 1773/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1778/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 56074319 t fired, 6420 attempts, .
68 EF STEQ 1778/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1783/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 56234855 t fired, 6438 attempts, .
68 EF STEQ 1783/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1788/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 56395327 t fired, 6458 attempts, .
68 EF STEQ 1788/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1793/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 56555684 t fired, 6484 attempts, .
68 EF STEQ 1793/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1798/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 56715960 t fired, 6512 attempts, .
68 EF STEQ 1798/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1803/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 56876134 t fired, 6531 attempts, .
68 EF STEQ 1803/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1808/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 57036414 t fired, 6548 attempts, .
68 EF STEQ 1808/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1813/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 57196913 t fired, 6582 attempts, .
68 EF STEQ 1813/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1818/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 57357220 t fired, 6608 attempts, .
68 EF STEQ 1818/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1823/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 57517820 t fired, 6627 attempts, .
68 EF STEQ 1823/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1828/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 57678174 t fired, 6645 attempts, .
68 EF STEQ 1828/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1833/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 57838659 t fired, 6669 attempts, .
68 EF STEQ 1833/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1838/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 57999474 t fired, 6688 attempts, .
68 EF STEQ 1838/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1843/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 58159938 t fired, 6711 attempts, .
68 EF STEQ 1843/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1848/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 58320151 t fired, 6732 attempts, .
68 EF STEQ 1848/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1853/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 58480506 t fired, 6759 attempts, .
68 EF STEQ 1853/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1858/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 58640893 t fired, 6771 attempts, .
68 EF STEQ 1858/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1863/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 58801363 t fired, 6785 attempts, .
68 EF STEQ 1863/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1868/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 58961556 t fired, 6808 attempts, .
68 EF STEQ 1868/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2168 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1874/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 59122241 t fired, 6833 attempts, .
68 EF STEQ 1874/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2173 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1879/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 59282992 t fired, 6854 attempts, .
68 EF STEQ 1879/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2178 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1884/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 59443473 t fired, 6876 attempts, .
68 EF STEQ 1884/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2183 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1889/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 59603596 t fired, 6889 attempts, .
68 EF STEQ 1889/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2188 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1894/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 59763970 t fired, 6909 attempts, .
68 EF STEQ 1894/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2193 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1899/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 59924452 t fired, 6932 attempts, .
68 EF STEQ 1899/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2198 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1904/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 60085006 t fired, 6946 attempts, .
68 EF STEQ 1904/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2203 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1909/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 60245679 t fired, 6965 attempts, .
68 EF STEQ 1909/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2208 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1914/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 60406493 t fired, 6982 attempts, .
68 EF STEQ 1914/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2213 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1919/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 60566880 t fired, 7003 attempts, .
68 EF STEQ 1919/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2218 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1924/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 60727288 t fired, 7019 attempts, .
68 EF STEQ 1924/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2223 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1929/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 60887780 t fired, 7040 attempts, .
68 EF STEQ 1929/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2228 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1934/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 61048447 t fired, 7051 attempts, .
68 EF STEQ 1934/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2233 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1939/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 61208750 t fired, 7078 attempts, .
68 EF STEQ 1939/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2238 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1944/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 61369397 t fired, 7099 attempts, .
68 EF STEQ 1944/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2243 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1949/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 61530038 t fired, 7128 attempts, .
68 EF STEQ 1949/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2248 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1954/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 61690656 t fired, 7149 attempts, .
68 EF STEQ 1954/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2253 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1959/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 61851103 t fired, 7177 attempts, .
68 EF STEQ 1959/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2258 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1964/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 62011826 t fired, 7192 attempts, .
68 EF STEQ 1964/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2263 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1969/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 62172326 t fired, 7216 attempts, .
68 EF STEQ 1969/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2268 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1974/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 62333162 t fired, 7240 attempts, .
68 EF STEQ 1974/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2273 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1979/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 62494007 t fired, 7258 attempts, .
68 EF STEQ 1979/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2278 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1984/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 62654631 t fired, 7274 attempts, .
68 EF STEQ 1984/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2283 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1989/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 62811550 t fired, 7292 attempts, .
68 EF STEQ 1989/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2288 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1994/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 62972210 t fired, 7319 attempts, .
68 EF STEQ 1994/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2293 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 1999/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 63133097 t fired, 7341 attempts, .
68 EF STEQ 1999/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2298 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2004/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 63293824 t fired, 7365 attempts, .
68 EF STEQ 2004/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2303 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2009/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 63454166 t fired, 7388 attempts, .
68 EF STEQ 2009/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2308 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2014/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 63614704 t fired, 7406 attempts, .
68 EF STEQ 2014/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2313 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2019/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 63775177 t fired, 7424 attempts, .
68 EF STEQ 2019/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2318 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2024/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 63935463 t fired, 7440 attempts, .
68 EF STEQ 2024/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2323 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2029/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 64096039 t fired, 7462 attempts, .
68 EF STEQ 2029/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2328 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2034/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 64256295 t fired, 7477 attempts, .
68 EF STEQ 2034/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2333 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2039/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 64416909 t fired, 7494 attempts, .
68 EF STEQ 2039/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2338 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2044/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 64577333 t fired, 7508 attempts, .
68 EF STEQ 2044/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2343 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2049/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 64737833 t fired, 7534 attempts, .
68 EF STEQ 2049/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2348 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2054/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 64898351 t fired, 7552 attempts, .
68 EF STEQ 2054/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2353 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2059/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 65058911 t fired, 7576 attempts, .
68 EF STEQ 2059/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2358 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2064/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 65219520 t fired, 7591 attempts, .
68 EF STEQ 2064/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2363 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2069/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 65380597 t fired, 7615 attempts, .
68 EF STEQ 2069/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2368 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2074/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 65541287 t fired, 7633 attempts, .
68 EF STEQ 2074/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2373 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2079/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 65702291 t fired, 7650 attempts, .
68 EF STEQ 2079/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2378 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2084/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 65862968 t fired, 7672 attempts, .
68 EF STEQ 2084/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2383 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2089/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 66023610 t fired, 7691 attempts, .
68 EF STEQ 2089/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2388 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2094/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 66184255 t fired, 7712 attempts, .
68 EF STEQ 2094/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2393 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2099/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 66344901 t fired, 7731 attempts, .
68 EF STEQ 2099/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2398 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2104/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 66505297 t fired, 7754 attempts, .
68 EF STEQ 2104/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2403 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2109/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 66666299 t fired, 7771 attempts, .
68 EF STEQ 2109/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2408 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2114/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 66827344 t fired, 7792 attempts, .
68 EF STEQ 2114/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2413 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2119/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 66988197 t fired, 7818 attempts, .
68 EF STEQ 2119/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2418 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2124/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 67149256 t fired, 7834 attempts, .
68 EF STEQ 2124/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2423 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2129/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 67310503 t fired, 7855 attempts, .
68 EF STEQ 2129/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2428 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2134/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 67471479 t fired, 7870 attempts, .
68 EF STEQ 2134/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2433 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2139/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 67632522 t fired, 7891 attempts, .
68 EF STEQ 2139/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2438 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2144/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 67793503 t fired, 7911 attempts, .
68 EF STEQ 2144/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2443 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2149/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 67954561 t fired, 7930 attempts, .
68 EF STEQ 2149/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2448 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2154/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 68115713 t fired, 7954 attempts, .
68 EF STEQ 2154/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2453 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2159/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 68276420 t fired, 7977 attempts, .
68 EF STEQ 2159/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2458 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2164/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 68437327 t fired, 7990 attempts, .
68 EF STEQ 2164/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2463 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2169/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 68598236 t fired, 8012 attempts, .
68 EF STEQ 2169/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2468 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2174/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 68759225 t fired, 8035 attempts, .
68 EF STEQ 2174/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2473 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2179/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 68920033 t fired, 8051 attempts, .
68 EF STEQ 2179/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2478 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2184/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 69080832 t fired, 8073 attempts, .
68 EF STEQ 2184/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2483 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2189/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 69241633 t fired, 8094 attempts, .
68 EF STEQ 2189/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2488 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2194/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 69402595 t fired, 8118 attempts, .
68 EF STEQ 2194/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2493 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2199/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 69563524 t fired, 8135 attempts, .
68 EF STEQ 2199/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2498 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2204/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 69724428 t fired, 8158 attempts, .
68 EF STEQ 2204/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2503 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2209/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 69885417 t fired, 8175 attempts, .
68 EF STEQ 2209/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2508 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2214/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 70046242 t fired, 8198 attempts, .
68 EF STEQ 2214/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2513 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2219/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 70207242 t fired, 8218 attempts, .
68 EF STEQ 2219/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2518 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2224/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 70368229 t fired, 8237 attempts, .
68 EF STEQ 2224/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2523 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2229/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 70528736 t fired, 8254 attempts, .
68 EF STEQ 2229/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2528 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2234/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 70689041 t fired, 8273 attempts, .
68 EF STEQ 2234/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2533 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2239/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 70848930 t fired, 8293 attempts, .
68 EF STEQ 2239/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2538 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2244/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 71009570 t fired, 8317 attempts, .
68 EF STEQ 2244/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2543 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2249/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 71169952 t fired, 8334 attempts, .
68 EF STEQ 2249/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2548 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2254/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 71329662 t fired, 8356 attempts, .
68 EF STEQ 2254/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2553 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2259/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 71489896 t fired, 8380 attempts, .
68 EF STEQ 2259/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2558 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2264/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 71650375 t fired, 8404 attempts, .
68 EF STEQ 2264/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2563 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2269/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 71810875 t fired, 8417 attempts, .
68 EF STEQ 2269/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2568 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2274/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 71971845 t fired, 8438 attempts, .
68 EF STEQ 2274/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2573 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-14: DISJ 0 0 2 0 4 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 EF FNDP 2279/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 72132740 t fired, 8459 attempts, .
68 EF STEQ 2279/3301 0/5 PolyORBLF-PT-S04J06T06-CTLFireability-14 sara is running.
Time elapsed: 2578 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J06T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-04: SP ECTL true LTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-10: AG true state equation
PolyORBLF-PT-S04J06T06-CTLFireability-12: DISJ true CTL model checker
PolyORBLF-PT-S04J06T06-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J06T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J06T06-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S04J06T06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S04J06T06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r294-tall-167873946800562"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S04J06T06.tgz
mv PolyORBLF-PT-S04J06T06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;