About the Execution of LoLa+red for Peterson-COL-3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2792.132 | 235678.00 | 265333.00 | 1118.40 | FTFFTFTFFFTTFTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r263-smll-167863538400562.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Peterson-COL-3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863538400562
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 6.1K Feb 25 22:08 CTLCardinality.txt
-rw-r--r-- 1 mcc users 58K Feb 25 22:08 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 22:05 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 25 22:05 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 22:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 147K Feb 25 22:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Feb 25 22:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 25 22:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 43K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-COL-3-CTLFireability-00
FORMULA_NAME Peterson-COL-3-CTLFireability-01
FORMULA_NAME Peterson-COL-3-CTLFireability-02
FORMULA_NAME Peterson-COL-3-CTLFireability-03
FORMULA_NAME Peterson-COL-3-CTLFireability-04
FORMULA_NAME Peterson-COL-3-CTLFireability-05
FORMULA_NAME Peterson-COL-3-CTLFireability-06
FORMULA_NAME Peterson-COL-3-CTLFireability-07
FORMULA_NAME Peterson-COL-3-CTLFireability-08
FORMULA_NAME Peterson-COL-3-CTLFireability-09
FORMULA_NAME Peterson-COL-3-CTLFireability-10
FORMULA_NAME Peterson-COL-3-CTLFireability-11
FORMULA_NAME Peterson-COL-3-CTLFireability-12
FORMULA_NAME Peterson-COL-3-CTLFireability-13
FORMULA_NAME Peterson-COL-3-CTLFireability-14
FORMULA_NAME Peterson-COL-3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678838088371
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Peterson-COL-3
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 23:54:50] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-14 23:54:51] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 23:54:51] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-14 23:54:51] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-14 23:54:51] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 703 ms
[2023-03-14 23:54:51] [INFO ] Imported 11 HL places and 14 HL transitions for a total of 256 PT places and 396.0 transition bindings in 25 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 18 ms.
[2023-03-14 23:54:51] [INFO ] Built PT skeleton of HLPN with 11 places and 14 transitions 42 arcs in 6 ms.
[2023-03-14 23:54:51] [INFO ] Skeletonized 9 HLPN properties in 2 ms. Removed 7 properties that had guard overlaps.
Computed a total of 2 stabilizing places and 0 stable transitions
Remains 7 properties that can be checked using skeleton over-approximation.
Reduce places removed 2 places and 0 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 411 steps, including 0 resets, run visited all 12 properties in 50 ms. (steps per millisecond=8 )
[2023-03-14 23:54:52] [INFO ] Flatten gal took : 18 ms
[2023-03-14 23:54:52] [INFO ] Flatten gal took : 4 ms
Domain [Process(4), Tour(3), Process(4)] of place BeginLoop breaks symmetries in sort Process
Arc [2:1*[$i, (MOD (ADD $j 1) 3)]] contains successor/predecessor on variables of sort Tour
Symmetric sort wr.t. initial and guards and successors and join/free detected :Bool
Arc [1:1*[$i, 0]] contains constants of sort Bool
Transition Ask : constants on arcs in [[1:1*[$i, 0]]] introduces in Bool(2) partition with 1 elements that refines current partition to 2 subsets.
[2023-03-14 23:54:52] [INFO ] Unfolded HLPN to a Petri net with 256 places and 356 transitions 1112 arcs in 36 ms.
[2023-03-14 23:54:52] [INFO ] Unfolded 16 HLPN properties in 2 ms.
Deduced a syphon composed of 12 places in 3 ms
Reduce places removed 12 places and 24 transitions.
Support contains 244 out of 244 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 15 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
[2023-03-14 23:54:52] [INFO ] Flow matrix only has 308 transitions (discarded 24 similar events)
// Phase 1: matrix 308 rows 244 cols
[2023-03-14 23:54:52] [INFO ] Computed 15 place invariants in 42 ms
[2023-03-14 23:54:52] [INFO ] Implicit Places using invariants in 341 ms returned []
[2023-03-14 23:54:52] [INFO ] Flow matrix only has 308 transitions (discarded 24 similar events)
[2023-03-14 23:54:52] [INFO ] Invariant cache hit.
[2023-03-14 23:54:52] [INFO ] State equation strengthened by 57 read => feed constraints.
[2023-03-14 23:54:52] [INFO ] Implicit Places using invariants and state equation in 295 ms returned []
Implicit Place search using SMT with State Equation took 681 ms to find 0 implicit places.
[2023-03-14 23:54:52] [INFO ] Flow matrix only has 308 transitions (discarded 24 similar events)
[2023-03-14 23:54:52] [INFO ] Invariant cache hit.
[2023-03-14 23:54:53] [INFO ] Dead Transitions using invariants and state equation in 302 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1001 ms. Remains : 244/244 places, 332/332 transitions.
Support contains 244 out of 244 places after structural reductions.
[2023-03-14 23:54:53] [INFO ] Flatten gal took : 56 ms
[2023-03-14 23:54:53] [INFO ] Flatten gal took : 81 ms
[2023-03-14 23:54:54] [INFO ] Input system was already deterministic with 332 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 381 ms. (steps per millisecond=26 ) properties (out of 38) seen :36
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-14 23:54:54] [INFO ] Flow matrix only has 308 transitions (discarded 24 similar events)
[2023-03-14 23:54:54] [INFO ] Invariant cache hit.
[2023-03-14 23:54:54] [INFO ] [Real]Absence check using 11 positive place invariants in 8 ms returned sat
[2023-03-14 23:54:54] [INFO ] [Real]Absence check using 11 positive and 4 generalized place invariants in 4 ms returned sat
[2023-03-14 23:54:54] [INFO ] After 283ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-14 23:54:55] [INFO ] [Nat]Absence check using 11 positive place invariants in 9 ms returned sat
[2023-03-14 23:54:55] [INFO ] [Nat]Absence check using 11 positive and 4 generalized place invariants in 4 ms returned sat
[2023-03-14 23:54:55] [INFO ] After 173ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-14 23:54:55] [INFO ] State equation strengthened by 57 read => feed constraints.
[2023-03-14 23:54:55] [INFO ] After 55ms SMT Verify possible using 57 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-14 23:54:55] [INFO ] Deduced a trap composed of 16 places in 115 ms of which 8 ms to minimize.
[2023-03-14 23:54:55] [INFO ] Deduced a trap composed of 16 places in 127 ms of which 1 ms to minimize.
[2023-03-14 23:54:55] [INFO ] Deduced a trap composed of 9 places in 114 ms of which 2 ms to minimize.
[2023-03-14 23:54:55] [INFO ] Deduced a trap composed of 13 places in 109 ms of which 2 ms to minimize.
[2023-03-14 23:54:55] [INFO ] Deduced a trap composed of 17 places in 110 ms of which 1 ms to minimize.
[2023-03-14 23:54:56] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 683 ms
[2023-03-14 23:54:56] [INFO ] Deduced a trap composed of 45 places in 55 ms of which 0 ms to minimize.
[2023-03-14 23:54:56] [INFO ] Deduced a trap composed of 34 places in 67 ms of which 1 ms to minimize.
[2023-03-14 23:54:56] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 184 ms
[2023-03-14 23:54:56] [INFO ] After 964ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 49 ms.
[2023-03-14 23:54:56] [INFO ] After 1316ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 14 ms.
Support contains 24 out of 244 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 90 transitions
Trivial Post-agglo rules discarded 90 transitions
Performed 90 trivial Post agglomeration. Transition count delta: 90
Iterating post reduction 0 with 90 rules applied. Total rules applied 90 place count 244 transition count 242
Reduce places removed 90 places and 0 transitions.
Iterating post reduction 1 with 90 rules applied. Total rules applied 180 place count 154 transition count 242
Performed 39 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 39 Pre rules applied. Total rules applied 180 place count 154 transition count 203
Deduced a syphon composed of 39 places in 1 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 2 with 78 rules applied. Total rules applied 258 place count 115 transition count 203
Applied a total of 258 rules in 34 ms. Remains 115 /244 variables (removed 129) and now considering 203/332 (removed 129) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 36 ms. Remains : 115/244 places, 203/332 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 185 ms. (steps per millisecond=54 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 2) seen :0
Finished probabilistic random walk after 391692 steps, run visited all 2 properties in 868 ms. (steps per millisecond=451 )
Probabilistic random walk after 391692 steps, saw 78659 distinct states, run finished after 868 ms. (steps per millisecond=451 ) properties seen :2
[2023-03-14 23:54:57] [INFO ] Flatten gal took : 30 ms
[2023-03-14 23:54:57] [INFO ] Flatten gal took : 40 ms
[2023-03-14 23:54:57] [INFO ] Input system was already deterministic with 332 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 4 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:57] [INFO ] Flatten gal took : 19 ms
[2023-03-14 23:54:57] [INFO ] Flatten gal took : 21 ms
[2023-03-14 23:54:57] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 94 transitions
Trivial Post-agglo rules discarded 94 transitions
Performed 94 trivial Post agglomeration. Transition count delta: 94
Iterating post reduction 0 with 94 rules applied. Total rules applied 94 place count 244 transition count 238
Reduce places removed 94 places and 0 transitions.
Iterating post reduction 1 with 94 rules applied. Total rules applied 188 place count 150 transition count 238
Performed 42 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 42 Pre rules applied. Total rules applied 188 place count 150 transition count 196
Deduced a syphon composed of 42 places in 0 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 2 with 84 rules applied. Total rules applied 272 place count 108 transition count 196
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 280 place count 104 transition count 192
Applied a total of 280 rules in 30 ms. Remains 104 /244 variables (removed 140) and now considering 192/332 (removed 140) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 104/244 places, 192/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 10 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 10 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 192 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 2 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 15 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 17 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 10 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 15 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 16 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 244 transition count 296
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 72 place count 208 transition count 296
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 8 Pre rules applied. Total rules applied 72 place count 208 transition count 288
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 88 place count 200 transition count 288
Applied a total of 88 rules in 21 ms. Remains 200 /244 variables (removed 44) and now considering 288/332 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 200/244 places, 288/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 11 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 12 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 288 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 244 transition count 329
Reduce places removed 3 places and 0 transitions.
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Iterating post reduction 1 with 15 rules applied. Total rules applied 18 place count 241 transition count 317
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 30 place count 229 transition count 317
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 8 Pre rules applied. Total rules applied 30 place count 229 transition count 309
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 46 place count 221 transition count 309
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 64 place count 212 transition count 300
Applied a total of 64 rules in 28 ms. Remains 212 /244 variables (removed 32) and now considering 300/332 (removed 32) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 212/244 places, 300/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 11 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 12 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 300 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 10 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 12 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 14 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 96 transitions
Trivial Post-agglo rules discarded 96 transitions
Performed 96 trivial Post agglomeration. Transition count delta: 96
Iterating post reduction 0 with 96 rules applied. Total rules applied 96 place count 244 transition count 236
Reduce places removed 96 places and 0 transitions.
Iterating post reduction 1 with 96 rules applied. Total rules applied 192 place count 148 transition count 236
Performed 48 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 48 Pre rules applied. Total rules applied 192 place count 148 transition count 188
Deduced a syphon composed of 48 places in 0 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 2 with 96 rules applied. Total rules applied 288 place count 100 transition count 188
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 312 place count 88 transition count 176
Applied a total of 312 rules in 21 ms. Remains 88 /244 variables (removed 156) and now considering 176/332 (removed 156) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 88/244 places, 176/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 7 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 7 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 12 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 12 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 14 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 3 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 14 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 14 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 244 transition count 329
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 241 transition count 329
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 6 place count 241 transition count 317
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 30 place count 229 transition count 317
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 18 rules applied. Total rules applied 48 place count 220 transition count 308
Applied a total of 48 rules in 23 ms. Remains 220 /244 variables (removed 24) and now considering 308/332 (removed 24) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 220/244 places, 308/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 10 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 11 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 308 transitions.
Finished random walk after 538 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=179 )
FORMULA Peterson-COL-3-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 3 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 11 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 12 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 5 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 11 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 11 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 4 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 10 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 13 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 63 transitions
Trivial Post-agglo rules discarded 63 transitions
Performed 63 trivial Post agglomeration. Transition count delta: 63
Iterating post reduction 0 with 63 rules applied. Total rules applied 63 place count 244 transition count 269
Reduce places removed 63 places and 0 transitions.
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Iterating post reduction 1 with 75 rules applied. Total rules applied 138 place count 181 transition count 257
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 150 place count 169 transition count 257
Performed 48 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 48 Pre rules applied. Total rules applied 150 place count 169 transition count 209
Deduced a syphon composed of 48 places in 1 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 3 with 96 rules applied. Total rules applied 246 place count 121 transition count 209
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 264 place count 112 transition count 200
Applied a total of 264 rules in 19 ms. Remains 112 /244 variables (removed 132) and now considering 200/332 (removed 132) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 112/244 places, 200/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 6 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 6 ms
[2023-03-14 23:54:58] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 2 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 10 ms
[2023-03-14 23:54:58] [INFO ] Flatten gal took : 11 ms
[2023-03-14 23:54:59] [INFO ] Input system was already deterministic with 332 transitions.
[2023-03-14 23:54:59] [INFO ] Flatten gal took : 24 ms
[2023-03-14 23:54:59] [INFO ] Flatten gal took : 25 ms
[2023-03-14 23:54:59] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 25 ms.
[2023-03-14 23:54:59] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 244 places, 332 transitions and 1016 arcs took 2 ms.
Total runtime 8351 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Peterson-COL-3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA Peterson-COL-3-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-COL-3-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678838324049
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 13 (type EXCL) for 12 Peterson-COL-3-CTLFireability-04
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 62 (type FNDP) for 30 Peterson-COL-3-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type EQUN) for 30 Peterson-COL-3-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SRCH) for 30 Peterson-COL-3-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 65 (type SRCH) for Peterson-COL-3-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 62 (type FNDP) for Peterson-COL-3-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 63 (type EQUN) for Peterson-COL-3-CTLFireability-11 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 7 0 0 3
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/211 3/32 Peterson-COL-3-CTLFireability-04 447122 m, 89424 m/sec, 2448647 t fired, .
Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 7 0 0 3
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/211 5/32 Peterson-COL-3-CTLFireability-04 865690 m, 83713 m/sec, 4789429 t fired, .
Time elapsed: 15 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 63 (type EQUN) for Peterson-COL-3-CTLFireability-11
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/211 7/32 Peterson-COL-3-CTLFireability-04 1270437 m, 80949 m/sec, 7101349 t fired, .
Time elapsed: 20 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 13 (type EXCL) for Peterson-COL-3-CTLFireability-04
lola: result : true
lola: markings : 1342596
lola: fired transitions : 7512197
lola: time used : 16.000000
lola: memory pages used : 7
lola: LAUNCH task # 59 (type EXCL) for 58 Peterson-COL-3-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 4/223 1/32 Peterson-COL-3-CTLFireability-15 125486 m, 25097 m/sec, 1656756 t fired, .
Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 9/223 2/32 Peterson-COL-3-CTLFireability-15 272489 m, 29400 m/sec, 3595103 t fired, .
Time elapsed: 30 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 14/223 3/32 Peterson-COL-3-CTLFireability-15 416256 m, 28753 m/sec, 5496994 t fired, .
Time elapsed: 35 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 19/223 3/32 Peterson-COL-3-CTLFireability-15 556968 m, 28142 m/sec, 7360452 t fired, .
Time elapsed: 40 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 24/223 4/32 Peterson-COL-3-CTLFireability-15 696971 m, 28000 m/sec, 9213665 t fired, .
Time elapsed: 45 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 29/223 5/32 Peterson-COL-3-CTLFireability-15 833958 m, 27397 m/sec, 11020640 t fired, .
Time elapsed: 50 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 34/223 5/32 Peterson-COL-3-CTLFireability-15 967416 m, 26691 m/sec, 12783409 t fired, .
Time elapsed: 55 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 39/223 6/32 Peterson-COL-3-CTLFireability-15 1101399 m, 26796 m/sec, 14557022 t fired, .
Time elapsed: 60 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 44/223 7/32 Peterson-COL-3-CTLFireability-15 1236069 m, 26934 m/sec, 16340113 t fired, .
Time elapsed: 65 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 49/223 7/32 Peterson-COL-3-CTLFireability-15 1373214 m, 27429 m/sec, 18160730 t fired, .
Time elapsed: 70 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 54/223 8/32 Peterson-COL-3-CTLFireability-15 1506888 m, 26734 m/sec, 19928013 t fired, .
Time elapsed: 75 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 59/223 9/32 Peterson-COL-3-CTLFireability-15 1636015 m, 25825 m/sec, 21629821 t fired, .
Time elapsed: 80 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 64/223 9/32 Peterson-COL-3-CTLFireability-15 1763974 m, 25591 m/sec, 23319819 t fired, .
Time elapsed: 85 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 69/223 10/32 Peterson-COL-3-CTLFireability-15 1892703 m, 25745 m/sec, 25023544 t fired, .
Time elapsed: 90 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 74/223 11/32 Peterson-COL-3-CTLFireability-15 2022014 m, 25862 m/sec, 26740281 t fired, .
Time elapsed: 95 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 79/223 11/32 Peterson-COL-3-CTLFireability-15 2154003 m, 26397 m/sec, 28490883 t fired, .
Time elapsed: 100 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 84/223 12/32 Peterson-COL-3-CTLFireability-15 2285143 m, 26228 m/sec, 30223600 t fired, .
Time elapsed: 105 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 89/223 13/32 Peterson-COL-3-CTLFireability-15 2411902 m, 25351 m/sec, 31896668 t fired, .
Time elapsed: 110 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 94/223 13/32 Peterson-COL-3-CTLFireability-15 2538688 m, 25357 m/sec, 33570855 t fired, .
Time elapsed: 115 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 99/223 14/32 Peterson-COL-3-CTLFireability-15 2666213 m, 25505 m/sec, 35260285 t fired, .
Time elapsed: 120 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 104/223 15/32 Peterson-COL-3-CTLFireability-15 2800971 m, 26951 m/sec, 37047260 t fired, .
Time elapsed: 125 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 109/223 15/32 Peterson-COL-3-CTLFireability-15 2935761 m, 26958 m/sec, 38839164 t fired, .
Time elapsed: 130 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 114/223 16/32 Peterson-COL-3-CTLFireability-15 3071940 m, 27235 m/sec, 40651585 t fired, .
Time elapsed: 135 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 119/223 17/32 Peterson-COL-3-CTLFireability-15 3210437 m, 27699 m/sec, 42503184 t fired, .
Time elapsed: 140 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-11: DISJ 0 3 0 0 8 0 0 2
Peterson-COL-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 124/223 17/32 Peterson-COL-3-CTLFireability-15 3349841 m, 27880 m/sec, 44356442 t fired, .
Time elapsed: 145 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 59 (type EXCL) for Peterson-COL-3-CTLFireability-15
lola: result : true
lola: markings : 3407946
lola: fired transitions : 45127930
lola: time used : 126.000000
lola: memory pages used : 18
lola: LAUNCH task # 53 (type EXCL) for 52 Peterson-COL-3-CTLFireability-13
lola: time limit : 230 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for Peterson-COL-3-CTLFireability-13
lola: result : true
lola: markings : 147
lola: fired transitions : 184
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 Peterson-COL-3-CTLFireability-12
lola: time limit : 246 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for Peterson-COL-3-CTLFireability-12
lola: result : false
lola: markings : 18015
lola: fired transitions : 32150
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 30 Peterson-COL-3-CTLFireability-11
lola: time limit : 265 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for Peterson-COL-3-CTLFireability-11
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Peterson-COL-3-CTLFireability-09
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Peterson-COL-3-CTLFireability-09
lola: result : false
lola: markings : 549
lola: fired transitions : 690
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 Peterson-COL-3-CTLFireability-08
lola: time limit : 383 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Peterson-COL-3-CTLFireability-08
lola: result : false
lola: markings : 73
lola: fired transitions : 122
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Peterson-COL-3-CTLFireability-06
lola: time limit : 431 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Peterson-COL-3-CTLFireability-06
lola: result : true
lola: markings : 3004
lola: fired transitions : 5969
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Peterson-COL-3-CTLFireability-02
lola: time limit : 493 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Peterson-COL-3-CTLFireability-02
lola: result : false
lola: markings : 5674
lola: fired transitions : 12191
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Peterson-COL-3-CTLFireability-00
lola: time limit : 575 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 3/575 1/32 Peterson-COL-3-CTLFireability-00 143811 m, 28762 m/sec, 1177068 t fired, .
Time elapsed: 150 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 8/575 3/32 Peterson-COL-3-CTLFireability-00 393019 m, 49841 m/sec, 3237465 t fired, .
Time elapsed: 155 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 13/575 4/32 Peterson-COL-3-CTLFireability-00 639768 m, 49349 m/sec, 5261263 t fired, .
Time elapsed: 160 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 18/575 5/32 Peterson-COL-3-CTLFireability-00 872849 m, 46616 m/sec, 7193321 t fired, .
Time elapsed: 165 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 23/575 6/32 Peterson-COL-3-CTLFireability-00 1103233 m, 46076 m/sec, 9091541 t fired, .
Time elapsed: 170 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 28/575 7/32 Peterson-COL-3-CTLFireability-00 1339330 m, 47219 m/sec, 11035891 t fired, .
Time elapsed: 175 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 33/575 8/32 Peterson-COL-3-CTLFireability-00 1566186 m, 45371 m/sec, 12914789 t fired, .
Time elapsed: 180 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 38/575 10/32 Peterson-COL-3-CTLFireability-00 1789045 m, 44571 m/sec, 14754217 t fired, .
Time elapsed: 185 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 43/575 11/32 Peterson-COL-3-CTLFireability-00 2012093 m, 44609 m/sec, 16592183 t fired, .
Time elapsed: 190 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 48/575 12/32 Peterson-COL-3-CTLFireability-00 2239325 m, 45446 m/sec, 18465446 t fired, .
Time elapsed: 195 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 53/575 13/32 Peterson-COL-3-CTLFireability-00 2455676 m, 43270 m/sec, 20260175 t fired, .
Time elapsed: 200 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 58/575 14/32 Peterson-COL-3-CTLFireability-00 2676641 m, 44193 m/sec, 22078148 t fired, .
Time elapsed: 205 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 63/575 15/32 Peterson-COL-3-CTLFireability-00 2898935 m, 44458 m/sec, 23913814 t fired, .
Time elapsed: 210 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 68/575 16/32 Peterson-COL-3-CTLFireability-00 3120800 m, 44373 m/sec, 25754046 t fired, .
Time elapsed: 215 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-COL-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-COL-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-COL-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 73/575 17/32 Peterson-COL-3-CTLFireability-00 3345661 m, 44972 m/sec, 27605563 t fired, .
Time elapsed: 220 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 1 (type EXCL) for Peterson-COL-3-CTLFireability-00
lola: result : false
lola: markings : 3407946
lola: fired transitions : 28118640
lola: time used : 74.000000
lola: memory pages used : 18
lola: LAUNCH task # 4 (type EXCL) for 3 Peterson-COL-3-CTLFireability-01
lola: time limit : 675 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Peterson-COL-3-CTLFireability-01
lola: result : true
lola: markings : 9
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 15 Peterson-COL-3-CTLFireability-05
lola: time limit : 844 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for Peterson-COL-3-CTLFireability-05
lola: result : true
lola: markings : 950
lola: fired transitions : 1755
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 Peterson-COL-3-CTLFireability-14
lola: time limit : 1126 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for Peterson-COL-3-CTLFireability-14
lola: result : false
lola: markings : 11
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Peterson-COL-3-CTLFireability-07
lola: time limit : 1689 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for Peterson-COL-3-CTLFireability-07
lola: result : false
lola: markings : 66846
lola: fired transitions : 354113
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Peterson-COL-3-CTLFireability-03
lola: time limit : 3378 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Peterson-COL-3-CTLFireability-03
lola: result : false
lola: markings : 145943
lola: fired transitions : 625926
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-COL-3-CTLFireability-00: CTL false CTL model checker
Peterson-COL-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-COL-3-CTLFireability-02: CTL false CTL model checker
Peterson-COL-3-CTLFireability-03: CTL false CTL model checker
Peterson-COL-3-CTLFireability-04: CTL true CTL model checker
Peterson-COL-3-CTLFireability-05: F false state space / EG
Peterson-COL-3-CTLFireability-06: CTL true CTL model checker
Peterson-COL-3-CTLFireability-07: CTL false CTL model checker
Peterson-COL-3-CTLFireability-08: CTL false CTL model checker
Peterson-COL-3-CTLFireability-09: CTL false CTL model checker
Peterson-COL-3-CTLFireability-11: DISJ true CTL model checker
Peterson-COL-3-CTLFireability-12: CTL false CTL model checker
Peterson-COL-3-CTLFireability-13: CTL true CTL model checker
Peterson-COL-3-CTLFireability-14: CTL false CTL model checker
Peterson-COL-3-CTLFireability-15: CTL true CTL model checker
Time elapsed: 223 secs. Pages in use: 18
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-COL-3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Peterson-COL-3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863538400562"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Peterson-COL-3.tgz
mv Peterson-COL-3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;