About the Execution of LoLa+red for PermAdmissibility-PT-10
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
7579.867 | 3600000.00 | 5737765.00 | 9309.50 | ??T????T?T?T?FF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r263-smll-167863538400530.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PermAdmissibility-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863538400530
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.1M
-rw-r--r-- 1 mcc users 8.9K Feb 26 01:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 01:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 47K Feb 26 01:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 246K Feb 26 01:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 16:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 34K Feb 25 16:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 25 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 25 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 01:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 142K Feb 26 01:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 163K Feb 26 01:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 847K Feb 26 01:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.8K Feb 25 16:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 340K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-00
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-01
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-02
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-03
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-04
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-05
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-06
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-07
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-08
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-09
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-10
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-11
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-12
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-13
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-14
FORMULA_NAME PermAdmissibility-PT-10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678820419590
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PermAdmissibility-PT-10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 19:00:23] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-14 19:00:23] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 19:00:23] [INFO ] Load time of PNML (sax parser for PT used): 129 ms
[2023-03-14 19:00:23] [INFO ] Transformed 168 places.
[2023-03-14 19:00:23] [INFO ] Transformed 592 transitions.
[2023-03-14 19:00:23] [INFO ] Parsed PT model containing 168 places and 592 transitions and 3456 arcs in 236 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 31 ms.
Support contains 104 out of 168 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 168/168 places, 592/592 transitions.
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 104 transition count 592
Applied a total of 64 rules in 33 ms. Remains 104 /168 variables (removed 64) and now considering 592/592 (removed 0) transitions.
// Phase 1: matrix 592 rows 104 cols
[2023-03-14 19:00:23] [INFO ] Computed 16 place invariants in 44 ms
[2023-03-14 19:00:24] [INFO ] Implicit Places using invariants in 304 ms returned []
[2023-03-14 19:00:24] [INFO ] Invariant cache hit.
[2023-03-14 19:00:24] [INFO ] Implicit Places using invariants and state equation in 415 ms returned []
Implicit Place search using SMT with State Equation took 763 ms to find 0 implicit places.
[2023-03-14 19:00:24] [INFO ] Invariant cache hit.
[2023-03-14 19:00:25] [INFO ] Dead Transitions using invariants and state equation in 641 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 104/168 places, 592/592 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1449 ms. Remains : 104/168 places, 592/592 transitions.
Support contains 104 out of 104 places after structural reductions.
[2023-03-14 19:00:25] [INFO ] Flatten gal took : 235 ms
[2023-03-14 19:00:26] [INFO ] Flatten gal took : 107 ms
[2023-03-14 19:00:26] [INFO ] Input system was already deterministic with 592 transitions.
Incomplete random walk after 10009 steps, including 56 resets, run finished after 395 ms. (steps per millisecond=25 ) properties (out of 82) seen :70
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 12) seen :5
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 7) seen :5
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 2) seen :1
Finished Best-First random walk after 9145 steps, including 2 resets, run visited all 1 properties in 31 ms. (steps per millisecond=295 )
[2023-03-14 19:00:27] [INFO ] Flatten gal took : 93 ms
[2023-03-14 19:00:27] [INFO ] Flatten gal took : 64 ms
[2023-03-14 19:00:28] [INFO ] Input system was already deterministic with 592 transitions.
Computed a total of 104 stabilizing places and 592 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 104 transition count 592
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 1 formulas.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Applied a total of 0 rules in 6 ms. Remains 104 /104 variables (removed 0) and now considering 592/592 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 104/104 places, 592/592 transitions.
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 45 ms
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 41 ms
[2023-03-14 19:00:28] [INFO ] Input system was already deterministic with 592 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 78 transition count 344
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 78 transition count 344
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 62 place count 68 transition count 234
Iterating global reduction 0 with 10 rules applied. Total rules applied 72 place count 68 transition count 234
Applied a total of 72 rules in 18 ms. Remains 68 /104 variables (removed 36) and now considering 234/592 (removed 358) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 68/104 places, 234/592 transitions.
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 12 ms
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 13 ms
[2023-03-14 19:00:28] [INFO ] Input system was already deterministic with 234 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Applied a total of 0 rules in 5 ms. Remains 104 /104 variables (removed 0) and now considering 592/592 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 104/104 places, 592/592 transitions.
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 32 ms
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 37 ms
[2023-03-14 19:00:28] [INFO ] Input system was already deterministic with 592 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 91 transition count 468
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 91 transition count 468
Applied a total of 26 rules in 12 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 91/104 places, 468/592 transitions.
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 21 ms
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 24 ms
[2023-03-14 19:00:28] [INFO ] Input system was already deterministic with 468 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 91 transition count 468
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 91 transition count 468
Applied a total of 26 rules in 7 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 91/104 places, 468/592 transitions.
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 23 ms
[2023-03-14 19:00:28] [INFO ] Flatten gal took : 32 ms
[2023-03-14 19:00:28] [INFO ] Input system was already deterministic with 468 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 91 transition count 468
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 91 transition count 468
Applied a total of 26 rules in 17 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 91/104 places, 468/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 20 ms
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 22 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 468 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 78 transition count 344
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 78 transition count 344
Applied a total of 52 rules in 8 ms. Remains 78 /104 variables (removed 26) and now considering 344/592 (removed 248) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 78/104 places, 344/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 15 ms
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 18 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 344 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 91 transition count 468
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 91 transition count 468
Applied a total of 26 rules in 64 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 65 ms. Remains : 91/104 places, 468/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 35 ms
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 45 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 468 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 87 transition count 396
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 87 transition count 396
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 86 transition count 380
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 86 transition count 380
Applied a total of 36 rules in 11 ms. Remains 86 /104 variables (removed 18) and now considering 380/592 (removed 212) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 86/104 places, 380/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 28 ms
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 28 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 380 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 89 transition count 414
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 89 transition count 414
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 35 place count 84 transition count 342
Iterating global reduction 0 with 5 rules applied. Total rules applied 40 place count 84 transition count 342
Applied a total of 40 rules in 11 ms. Remains 84 /104 variables (removed 20) and now considering 342/592 (removed 250) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 84/104 places, 342/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 21 ms
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 17 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 342 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 84 transition count 380
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 84 transition count 380
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 44 place count 80 transition count 318
Iterating global reduction 0 with 4 rules applied. Total rules applied 48 place count 80 transition count 318
Applied a total of 48 rules in 7 ms. Remains 80 /104 variables (removed 24) and now considering 318/592 (removed 274) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 80/104 places, 318/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 13 ms
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 15 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 318 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 80 transition count 352
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 80 transition count 352
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 64 place count 64 transition count 160
Iterating global reduction 0 with 16 rules applied. Total rules applied 80 place count 64 transition count 160
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 81 place count 63 transition count 152
Iterating global reduction 0 with 1 rules applied. Total rules applied 82 place count 63 transition count 152
Applied a total of 82 rules in 8 ms. Remains 63 /104 variables (removed 41) and now considering 152/592 (removed 440) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 63/104 places, 152/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 6 ms
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 8 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 152 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 82 transition count 360
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 82 transition count 360
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 59 place count 67 transition count 182
Iterating global reduction 0 with 15 rules applied. Total rules applied 74 place count 67 transition count 182
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 75 place count 66 transition count 174
Iterating global reduction 0 with 1 rules applied. Total rules applied 76 place count 66 transition count 174
Applied a total of 76 rules in 9 ms. Remains 66 /104 variables (removed 38) and now considering 174/592 (removed 418) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 66/104 places, 174/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 8 ms
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 9 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 174 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 78 transition count 344
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 78 transition count 344
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 76 place count 54 transition count 108
Iterating global reduction 0 with 24 rules applied. Total rules applied 100 place count 54 transition count 108
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 103 place count 51 transition count 84
Iterating global reduction 0 with 3 rules applied. Total rules applied 106 place count 51 transition count 84
Applied a total of 106 rules in 8 ms. Remains 51 /104 variables (removed 53) and now considering 84/592 (removed 508) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 51/104 places, 84/592 transitions.
[2023-03-14 19:00:29] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 6 ms
FORMULA PermAdmissibility-PT-10-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 6 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 84 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 80 transition count 352
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 80 transition count 352
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 68 place count 60 transition count 136
Iterating global reduction 0 with 20 rules applied. Total rules applied 88 place count 60 transition count 136
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 90 place count 58 transition count 120
Iterating global reduction 0 with 2 rules applied. Total rules applied 92 place count 58 transition count 120
Applied a total of 92 rules in 8 ms. Remains 58 /104 variables (removed 46) and now considering 120/592 (removed 472) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 58/104 places, 120/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 6 ms
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 7 ms
[2023-03-14 19:00:29] [INFO ] Input system was already deterministic with 120 transitions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 592/592 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 89 transition count 410
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 89 transition count 410
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 35 place count 84 transition count 336
Iterating global reduction 0 with 5 rules applied. Total rules applied 40 place count 84 transition count 336
Applied a total of 40 rules in 7 ms. Remains 84 /104 variables (removed 20) and now considering 336/592 (removed 256) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 84/104 places, 336/592 transitions.
[2023-03-14 19:00:29] [INFO ] Flatten gal took : 14 ms
[2023-03-14 19:00:30] [INFO ] Flatten gal took : 14 ms
[2023-03-14 19:00:30] [INFO ] Input system was already deterministic with 336 transitions.
[2023-03-14 19:00:30] [INFO ] Flatten gal took : 55 ms
[2023-03-14 19:00:30] [INFO ] Flatten gal took : 52 ms
[2023-03-14 19:00:30] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 34 ms.
[2023-03-14 19:00:30] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 104 places, 592 transitions and 2944 arcs took 4 ms.
Total runtime 7407 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PermAdmissibility-PT-10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA PermAdmissibility-PT-10-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-10-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 8568460 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16098888 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 77 (type EXCL) for 3 PermAdmissibility-PT-10-CTLFireability-01
lola: time limit : 94 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 5/156 1/32 PermAdmissibility-PT-10-CTLFireability-01 54606 m, 10921 m/sec, 349200 t fired, .
Time elapsed: 13 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 10/156 1/32 PermAdmissibility-PT-10-CTLFireability-01 108104 m, 10699 m/sec, 727234 t fired, .
Time elapsed: 18 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 15/156 1/32 PermAdmissibility-PT-10-CTLFireability-01 176814 m, 13742 m/sec, 1199871 t fired, .
Time elapsed: 23 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 20/156 2/32 PermAdmissibility-PT-10-CTLFireability-01 223976 m, 9432 m/sec, 1558975 t fired, .
Time elapsed: 28 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 25/156 2/32 PermAdmissibility-PT-10-CTLFireability-01 274847 m, 10174 m/sec, 1925582 t fired, .
Time elapsed: 33 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 30/156 2/32 PermAdmissibility-PT-10-CTLFireability-01 322895 m, 9609 m/sec, 2329740 t fired, .
Time elapsed: 38 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 35/156 2/32 PermAdmissibility-PT-10-CTLFireability-01 391514 m, 13723 m/sec, 2867253 t fired, .
Time elapsed: 43 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 40/156 3/32 PermAdmissibility-PT-10-CTLFireability-01 447954 m, 11288 m/sec, 3314811 t fired, .
Time elapsed: 48 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 45/156 3/32 PermAdmissibility-PT-10-CTLFireability-01 506432 m, 11695 m/sec, 3693719 t fired, .
Time elapsed: 53 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 50/156 3/32 PermAdmissibility-PT-10-CTLFireability-01 559141 m, 10541 m/sec, 4109920 t fired, .
Time elapsed: 58 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 55/156 3/32 PermAdmissibility-PT-10-CTLFireability-01 626039 m, 13379 m/sec, 4615352 t fired, .
Time elapsed: 63 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 60/156 4/32 PermAdmissibility-PT-10-CTLFireability-01 680734 m, 10939 m/sec, 4975346 t fired, .
Time elapsed: 68 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 65/156 4/32 PermAdmissibility-PT-10-CTLFireability-01 724843 m, 8821 m/sec, 5353384 t fired, .
Time elapsed: 73 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 70/156 4/32 PermAdmissibility-PT-10-CTLFireability-01 776497 m, 10330 m/sec, 5778860 t fired, .
Time elapsed: 78 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 75/156 4/32 PermAdmissibility-PT-10-CTLFireability-01 836145 m, 11929 m/sec, 6301573 t fired, .
Time elapsed: 83 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 80/156 5/32 PermAdmissibility-PT-10-CTLFireability-01 892117 m, 11194 m/sec, 6748471 t fired, .
Time elapsed: 88 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 85/156 5/32 PermAdmissibility-PT-10-CTLFireability-01 946758 m, 10928 m/sec, 7189555 t fired, .
Time elapsed: 93 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 90/156 5/32 PermAdmissibility-PT-10-CTLFireability-01 1004762 m, 11600 m/sec, 7698177 t fired, .
Time elapsed: 98 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 95/156 5/32 PermAdmissibility-PT-10-CTLFireability-01 1074750 m, 13997 m/sec, 8220902 t fired, .
Time elapsed: 103 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 100/156 5/32 PermAdmissibility-PT-10-CTLFireability-01 1127195 m, 10489 m/sec, 8665439 t fired, .
Time elapsed: 108 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 105/156 6/32 PermAdmissibility-PT-10-CTLFireability-01 1190335 m, 12628 m/sec, 9130249 t fired, .
Time elapsed: 113 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 110/156 6/32 PermAdmissibility-PT-10-CTLFireability-01 1240929 m, 10118 m/sec, 9570689 t fired, .
Time elapsed: 118 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 115/156 6/32 PermAdmissibility-PT-10-CTLFireability-01 1298745 m, 11563 m/sec, 10090723 t fired, .
Time elapsed: 123 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 120/156 6/32 PermAdmissibility-PT-10-CTLFireability-01 1364689 m, 13188 m/sec, 10543189 t fired, .
Time elapsed: 128 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 125/156 7/32 PermAdmissibility-PT-10-CTLFireability-01 1412446 m, 9551 m/sec, 10925587 t fired, .
Time elapsed: 133 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 130/156 7/32 PermAdmissibility-PT-10-CTLFireability-01 1465032 m, 10517 m/sec, 11287099 t fired, .
Time elapsed: 138 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 135/156 7/32 PermAdmissibility-PT-10-CTLFireability-01 1508874 m, 8768 m/sec, 11661805 t fired, .
Time elapsed: 143 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 140/156 7/32 PermAdmissibility-PT-10-CTLFireability-01 1562719 m, 10769 m/sec, 12099481 t fired, .
Time elapsed: 148 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 145/156 8/32 PermAdmissibility-PT-10-CTLFireability-01 1620109 m, 11478 m/sec, 12614441 t fired, .
Time elapsed: 153 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 150/156 8/32 PermAdmissibility-PT-10-CTLFireability-01 1683621 m, 12702 m/sec, 13101184 t fired, .
Time elapsed: 158 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 155/156 8/32 PermAdmissibility-PT-10-CTLFireability-01 1736283 m, 10532 m/sec, 13538225 t fired, .
Time elapsed: 163 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 77 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-01 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 1 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 168 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 77 (type EXCL) for 3 PermAdmissibility-PT-10-CTLFireability-01
lola: time limit : 3432 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 5/3432 1/5 PermAdmissibility-PT-10-CTLFireability-01 62849 m, -334686 m/sec, 396108 t fired, .
78 EXEG EXCL 5/156 1/32 PermAdmissibility-PT-10-CTLFireability-05 36690 m, 7338 m/sec, 330087 t fired, .
Time elapsed: 173 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 10/3432 1/5 PermAdmissibility-PT-10-CTLFireability-01 114947 m, 10419 m/sec, 789487 t fired, .
78 EXEG EXCL 10/149 1/32 PermAdmissibility-PT-10-CTLFireability-05 76286 m, 7919 m/sec, 606133 t fired, .
Time elapsed: 178 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 15/3432 1/5 PermAdmissibility-PT-10-CTLFireability-01 186569 m, 14324 m/sec, 1266203 t fired, .
78 EXEG EXCL 15/149 1/32 PermAdmissibility-PT-10-CTLFireability-05 107302 m, 6203 m/sec, 913999 t fired, .
Time elapsed: 183 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 20/3432 2/5 PermAdmissibility-PT-10-CTLFireability-01 240013 m, 10688 m/sec, 1656487 t fired, .
78 EXEG EXCL 20/149 1/32 PermAdmissibility-PT-10-CTLFireability-05 128233 m, 4186 m/sec, 1174048 t fired, .
Time elapsed: 188 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 25/3432 2/5 PermAdmissibility-PT-10-CTLFireability-01 287619 m, 9521 m/sec, 2035215 t fired, .
78 EXEG EXCL 25/149 1/32 PermAdmissibility-PT-10-CTLFireability-05 153719 m, 5097 m/sec, 1433429 t fired, .
Time elapsed: 193 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 30/3432 2/5 PermAdmissibility-PT-10-CTLFireability-01 345593 m, 11594 m/sec, 2497832 t fired, .
78 EXEG EXCL 30/149 1/32 PermAdmissibility-PT-10-CTLFireability-05 183191 m, 5894 m/sec, 1665292 t fired, .
Time elapsed: 198 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 35/3432 2/5 PermAdmissibility-PT-10-CTLFireability-01 411246 m, 13130 m/sec, 3007030 t fired, .
78 EXEG EXCL 35/149 1/32 PermAdmissibility-PT-10-CTLFireability-05 207088 m, 4779 m/sec, 1950465 t fired, .
Time elapsed: 203 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 40/3432 3/5 PermAdmissibility-PT-10-CTLFireability-01 467488 m, 11248 m/sec, 3440808 t fired, .
78 EXEG EXCL 40/149 2/32 PermAdmissibility-PT-10-CTLFireability-05 229658 m, 4514 m/sec, 2220301 t fired, .
Time elapsed: 208 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 45/3432 3/5 PermAdmissibility-PT-10-CTLFireability-01 521054 m, 10713 m/sec, 3817905 t fired, .
78 EXEG EXCL 45/149 2/32 PermAdmissibility-PT-10-CTLFireability-05 251285 m, 4325 m/sec, 2475228 t fired, .
Time elapsed: 213 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 50/3432 3/5 PermAdmissibility-PT-10-CTLFireability-01 581770 m, 12143 m/sec, 4294410 t fired, .
78 EXEG EXCL 50/149 2/32 PermAdmissibility-PT-10-CTLFireability-05 274140 m, 4571 m/sec, 2762876 t fired, .
Time elapsed: 218 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 55/3432 3/5 PermAdmissibility-PT-10-CTLFireability-01 647127 m, 13071 m/sec, 4738388 t fired, .
78 EXEG EXCL 55/149 2/32 PermAdmissibility-PT-10-CTLFireability-05 300953 m, 5362 m/sec, 3035291 t fired, .
Time elapsed: 223 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 60/3432 4/5 PermAdmissibility-PT-10-CTLFireability-01 695608 m, 9696 m/sec, 5105115 t fired, .
78 EXEG EXCL 60/149 2/32 PermAdmissibility-PT-10-CTLFireability-05 343744 m, 8558 m/sec, 3336654 t fired, .
Time elapsed: 228 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 65/3432 4/5 PermAdmissibility-PT-10-CTLFireability-01 742741 m, 9426 m/sec, 5499309 t fired, .
78 EXEG EXCL 65/149 2/32 PermAdmissibility-PT-10-CTLFireability-05 377768 m, 6804 m/sec, 3657124 t fired, .
Time elapsed: 233 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 70/3432 4/5 PermAdmissibility-PT-10-CTLFireability-01 801907 m, 11833 m/sec, 5983503 t fired, .
78 EXEG EXCL 70/149 2/32 PermAdmissibility-PT-10-CTLFireability-05 398676 m, 4181 m/sec, 3898134 t fired, .
Time elapsed: 238 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 75/3432 4/5 PermAdmissibility-PT-10-CTLFireability-01 857087 m, 11036 m/sec, 6509436 t fired, .
78 EXEG EXCL 75/149 2/32 PermAdmissibility-PT-10-CTLFireability-05 419784 m, 4221 m/sec, 4156387 t fired, .
Time elapsed: 243 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 80/3432 5/5 PermAdmissibility-PT-10-CTLFireability-01 923346 m, 13251 m/sec, 6977556 t fired, .
78 EXEG EXCL 80/149 3/32 PermAdmissibility-PT-10-CTLFireability-05 453970 m, 6837 m/sec, 4413056 t fired, .
Time elapsed: 248 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 85/3432 5/5 PermAdmissibility-PT-10-CTLFireability-01 969957 m, 9322 m/sec, 7415209 t fired, .
78 EXEG EXCL 85/149 3/32 PermAdmissibility-PT-10-CTLFireability-05 479130 m, 5032 m/sec, 4681705 t fired, .
Time elapsed: 253 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 90/3432 5/5 PermAdmissibility-PT-10-CTLFireability-01 1044740 m, 14956 m/sec, 8011184 t fired, .
78 EXEG EXCL 90/149 3/32 PermAdmissibility-PT-10-CTLFireability-05 504239 m, 5021 m/sec, 4984232 t fired, .
Time elapsed: 258 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 1 0 2 0 0 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EG EXCL 95/3432 5/5 PermAdmissibility-PT-10-CTLFireability-01 1105809 m, 12213 m/sec, 8474358 t fired, .
78 EXEG EXCL 95/149 3/32 PermAdmissibility-PT-10-CTLFireability-05 528188 m, 4789 m/sec, 5269438 t fired, .
Time elapsed: 263 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 77 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 100/149 3/32 PermAdmissibility-PT-10-CTLFireability-05 550585 m, 4479 m/sec, 5547461 t fired, .
Time elapsed: 268 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 105/156 3/32 PermAdmissibility-PT-10-CTLFireability-05 579376 m, 5758 m/sec, 5839153 t fired, .
Time elapsed: 273 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 110/156 3/32 PermAdmissibility-PT-10-CTLFireability-05 604273 m, 4979 m/sec, 6125049 t fired, .
Time elapsed: 278 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 115/156 3/32 PermAdmissibility-PT-10-CTLFireability-05 631925 m, 5530 m/sec, 6436360 t fired, .
Time elapsed: 283 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 120/156 4/32 PermAdmissibility-PT-10-CTLFireability-05 666547 m, 6924 m/sec, 6729637 t fired, .
Time elapsed: 288 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 125/156 4/32 PermAdmissibility-PT-10-CTLFireability-05 708884 m, 8467 m/sec, 6993055 t fired, .
Time elapsed: 293 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 130/156 4/32 PermAdmissibility-PT-10-CTLFireability-05 746899 m, 7603 m/sec, 7264477 t fired, .
Time elapsed: 298 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 135/156 4/32 PermAdmissibility-PT-10-CTLFireability-05 792564 m, 9133 m/sec, 7566065 t fired, .
Time elapsed: 303 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 140/156 4/32 PermAdmissibility-PT-10-CTLFireability-05 832682 m, 8023 m/sec, 7881674 t fired, .
Time elapsed: 308 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 145/156 5/32 PermAdmissibility-PT-10-CTLFireability-05 858949 m, 5253 m/sec, 8144492 t fired, .
Time elapsed: 313 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 150/156 5/32 PermAdmissibility-PT-10-CTLFireability-05 886006 m, 5411 m/sec, 8433120 t fired, .
Time elapsed: 318 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 155/156 5/32 PermAdmissibility-PT-10-CTLFireability-05 914114 m, 5621 m/sec, 8735118 t fired, .
Time elapsed: 323 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 328 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 75 (type EXCL) for 74 PermAdmissibility-PT-10-CTLFireability-15
lola: time limit : 155 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 3272 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 5/155 2/32 PermAdmissibility-PT-10-CTLFireability-15 205182 m, 41036 m/sec, 4280858 t fired, .
78 EXEG EXCL 5/3272 1/5 PermAdmissibility-PT-10-CTLFireability-05 37630 m, -175296 m/sec, 341977 t fired, .
Time elapsed: 333 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 10/155 3/32 PermAdmissibility-PT-10-CTLFireability-15 381976 m, 35358 m/sec, 8440143 t fired, .
78 EXEG EXCL 10/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 78471 m, 8168 m/sec, 627905 t fired, .
Time elapsed: 338 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 15/155 4/32 PermAdmissibility-PT-10-CTLFireability-15 547773 m, 33159 m/sec, 12523783 t fired, .
78 EXEG EXCL 15/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 109850 m, 6275 m/sec, 941837 t fired, .
Time elapsed: 343 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 20/155 5/32 PermAdmissibility-PT-10-CTLFireability-15 716040 m, 33653 m/sec, 16588460 t fired, .
78 EXEG EXCL 20/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 132133 m, 4456 m/sec, 1216974 t fired, .
Time elapsed: 348 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 25/155 6/32 PermAdmissibility-PT-10-CTLFireability-15 882020 m, 33196 m/sec, 20619519 t fired, .
78 EXEG EXCL 25/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 158807 m, 5334 m/sec, 1468795 t fired, .
Time elapsed: 353 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 30/155 7/32 PermAdmissibility-PT-10-CTLFireability-15 1064423 m, 36480 m/sec, 24647191 t fired, .
78 EXEG EXCL 30/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 188347 m, 5908 m/sec, 1718309 t fired, .
Time elapsed: 358 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 35/155 8/32 PermAdmissibility-PT-10-CTLFireability-15 1228979 m, 32911 m/sec, 28568055 t fired, .
78 EXEG EXCL 35/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 211655 m, 4661 m/sec, 1999541 t fired, .
Time elapsed: 363 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 40/155 8/32 PermAdmissibility-PT-10-CTLFireability-15 1385066 m, 31217 m/sec, 32420457 t fired, .
78 EXEG EXCL 40/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 235847 m, 4838 m/sec, 2281329 t fired, .
Time elapsed: 368 secs. Pages in use: 18
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 45/155 9/32 PermAdmissibility-PT-10-CTLFireability-15 1540225 m, 31031 m/sec, 36268729 t fired, .
78 EXEG EXCL 45/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 260033 m, 4837 m/sec, 2566676 t fired, .
Time elapsed: 373 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 50/155 10/32 PermAdmissibility-PT-10-CTLFireability-15 1690965 m, 30148 m/sec, 40085565 t fired, .
78 EXEG EXCL 50/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 283634 m, 4720 m/sec, 2861704 t fired, .
Time elapsed: 378 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 55/155 11/32 PermAdmissibility-PT-10-CTLFireability-15 1862159 m, 34238 m/sec, 43910883 t fired, .
78 EXEG EXCL 55/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 316646 m, 6602 m/sec, 3183057 t fired, .
Time elapsed: 383 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 60/155 12/32 PermAdmissibility-PT-10-CTLFireability-15 2024728 m, 32513 m/sec, 47624248 t fired, .
78 EXEG EXCL 60/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 361572 m, 8985 m/sec, 3493244 t fired, .
Time elapsed: 388 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 65/155 13/32 PermAdmissibility-PT-10-CTLFireability-15 2177101 m, 30474 m/sec, 51279919 t fired, .
78 EXEG EXCL 65/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 390063 m, 5698 m/sec, 3785274 t fired, .
Time elapsed: 393 secs. Pages in use: 23
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 70/155 14/32 PermAdmissibility-PT-10-CTLFireability-15 2326305 m, 29840 m/sec, 54927441 t fired, .
78 EXEG EXCL 70/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 411066 m, 4200 m/sec, 4048564 t fired, .
Time elapsed: 398 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 75/155 15/32 PermAdmissibility-PT-10-CTLFireability-15 2470678 m, 28874 m/sec, 58567799 t fired, .
78 EXEG EXCL 75/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 438578 m, 5502 m/sec, 4301556 t fired, .
Time elapsed: 403 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 80/155 16/32 PermAdmissibility-PT-10-CTLFireability-15 2650320 m, 35928 m/sec, 62377879 t fired, .
78 EXEG EXCL 80/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 469310 m, 6146 m/sec, 4565220 t fired, .
Time elapsed: 408 secs. Pages in use: 27
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 85/155 17/32 PermAdmissibility-PT-10-CTLFireability-15 2803427 m, 30621 m/sec, 66093571 t fired, .
78 EXEG EXCL 85/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 494099 m, 4957 m/sec, 4867140 t fired, .
Time elapsed: 413 secs. Pages in use: 28
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 90/155 17/32 PermAdmissibility-PT-10-CTLFireability-15 2950858 m, 29486 m/sec, 69741311 t fired, .
78 EXEG EXCL 90/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 519317 m, 5043 m/sec, 5153131 t fired, .
Time elapsed: 418 secs. Pages in use: 28
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 95/155 18/32 PermAdmissibility-PT-10-CTLFireability-15 3095294 m, 28887 m/sec, 73390812 t fired, .
78 EXEG EXCL 95/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 543838 m, 4904 m/sec, 5457111 t fired, .
Time elapsed: 423 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 100/155 19/32 PermAdmissibility-PT-10-CTLFireability-15 3241555 m, 29252 m/sec, 77051936 t fired, .
78 EXEG EXCL 100/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 568207 m, 4873 m/sec, 5742246 t fired, .
Time elapsed: 428 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 105/155 20/32 PermAdmissibility-PT-10-CTLFireability-15 3405090 m, 32707 m/sec, 80741620 t fired, .
78 EXEG EXCL 105/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 598022 m, 5963 m/sec, 6033116 t fired, .
Time elapsed: 433 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 110/155 21/32 PermAdmissibility-PT-10-CTLFireability-15 3556539 m, 30289 m/sec, 84377843 t fired, .
78 EXEG EXCL 110/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 624015 m, 5198 m/sec, 6343241 t fired, .
Time elapsed: 438 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 115/155 22/32 PermAdmissibility-PT-10-CTLFireability-15 3699202 m, 28532 m/sec, 87948138 t fired, .
78 EXEG EXCL 115/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 652144 m, 5625 m/sec, 6655984 t fired, .
Time elapsed: 443 secs. Pages in use: 34
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 120/155 22/32 PermAdmissibility-PT-10-CTLFireability-15 3840029 m, 28165 m/sec, 91530745 t fired, .
78 EXEG EXCL 120/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 698397 m, 9250 m/sec, 6929090 t fired, .
Time elapsed: 448 secs. Pages in use: 34
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 125/155 23/32 PermAdmissibility-PT-10-CTLFireability-15 3977970 m, 27588 m/sec, 95117963 t fired, .
78 EXEG EXCL 125/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 736202 m, 7561 m/sec, 7191073 t fired, .
Time elapsed: 453 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 130/155 24/32 PermAdmissibility-PT-10-CTLFireability-15 4149996 m, 34405 m/sec, 98791446 t fired, .
78 EXEG EXCL 130/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 775995 m, 7958 m/sec, 7474499 t fired, .
Time elapsed: 458 secs. Pages in use: 36
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 135/155 25/32 PermAdmissibility-PT-10-CTLFireability-15 4303774 m, 30755 m/sec, 102440367 t fired, .
78 EXEG EXCL 135/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 824422 m, 9685 m/sec, 7803868 t fired, .
Time elapsed: 463 secs. Pages in use: 37
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 140/155 26/32 PermAdmissibility-PT-10-CTLFireability-15 4451782 m, 29601 m/sec, 106091957 t fired, .
78 EXEG EXCL 140/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 851307 m, 5377 m/sec, 8086535 t fired, .
Time elapsed: 468 secs. Pages in use: 38
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 145/155 27/32 PermAdmissibility-PT-10-CTLFireability-15 4616902 m, 33024 m/sec, 109702082 t fired, .
78 EXEG EXCL 145/148 5/5 PermAdmissibility-PT-10-CTLFireability-05 880606 m, 5859 m/sec, 8375659 t fired, .
Time elapsed: 473 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 150/155 28/32 PermAdmissibility-PT-10-CTLFireability-15 4767674 m, 30154 m/sec, 113169930 t fired, .
Time elapsed: 478 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 3122 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 155/155 29/32 PermAdmissibility-PT-10-CTLFireability-15 4909210 m, 28307 m/sec, 116570062 t fired, .
78 EXEG EXCL 5/3122 1/5 PermAdmissibility-PT-10-CTLFireability-05 37280 m, -168665 m/sec, 337384 t fired, .
Time elapsed: 483 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 75 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 10/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 77268 m, 7997 m/sec, 618364 t fired, .
Time elapsed: 488 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 75 (type EXCL) for 74 PermAdmissibility-PT-10-CTLFireability-15
lola: time limit : 3112 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 5/3112 2/5 PermAdmissibility-PT-10-CTLFireability-15 205676 m, -940706 m/sec, 4288580 t fired, .
78 EXEG EXCL 15/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 108841 m, 6314 m/sec, 933050 t fired, .
Time elapsed: 493 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 10/3112 3/5 PermAdmissibility-PT-10-CTLFireability-15 383813 m, 35627 m/sec, 8485073 t fired, .
78 EXEG EXCL 20/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 130292 m, 4290 m/sec, 1198177 t fired, .
Time elapsed: 498 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 15/3112 4/5 PermAdmissibility-PT-10-CTLFireability-15 552073 m, 33652 m/sec, 12592253 t fired, .
78 EXEG EXCL 25/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 156411 m, 5223 m/sec, 1452938 t fired, .
Time elapsed: 503 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 20/3112 5/5 PermAdmissibility-PT-10-CTLFireability-15 720898 m, 33765 m/sec, 16696379 t fired, .
78 EXEG EXCL 30/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 186293 m, 5976 m/sec, 1697979 t fired, .
Time elapsed: 508 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 75 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 35/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 209569 m, 4655 m/sec, 1976436 t fired, .
Time elapsed: 513 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 40/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 232471 m, 4580 m/sec, 2256198 t fired, .
Time elapsed: 518 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 45/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 257367 m, 4979 m/sec, 2532573 t fired, .
Time elapsed: 523 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 50/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 277792 m, 4085 m/sec, 2821968 t fired, .
Time elapsed: 528 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 55/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 313000 m, 7041 m/sec, 3137207 t fired, .
Time elapsed: 533 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 60/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 356092 m, 8618 m/sec, 3443728 t fired, .
Time elapsed: 538 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 65/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 387020 m, 6185 m/sec, 3754054 t fired, .
Time elapsed: 543 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 70/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 406874 m, 3970 m/sec, 4003270 t fired, .
Time elapsed: 548 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 75/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 431878 m, 5000 m/sec, 4259897 t fired, .
Time elapsed: 553 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 80/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 465980 m, 6820 m/sec, 4526358 t fired, .
Time elapsed: 558 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 85/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 489676 m, 4739 m/sec, 4812049 t fired, .
Time elapsed: 563 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 90/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 515395 m, 5143 m/sec, 5106336 t fired, .
Time elapsed: 568 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 95/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 539258 m, 4772 m/sec, 5404255 t fired, .
Time elapsed: 573 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 100/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 561452 m, 4438 m/sec, 5673298 t fired, .
Time elapsed: 578 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 105/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 591351 m, 5979 m/sec, 5956409 t fired, .
Time elapsed: 583 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 110/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 616756 m, 5081 m/sec, 6250775 t fired, .
Time elapsed: 588 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 115/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 641499 m, 4948 m/sec, 6568918 t fired, .
Time elapsed: 593 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 120/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 686480 m, 8996 m/sec, 6849142 t fired, .
Time elapsed: 598 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 125/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 722844 m, 7272 m/sec, 7111640 t fired, .
Time elapsed: 603 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 130/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 765157 m, 8462 m/sec, 7383660 t fired, .
Time elapsed: 608 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 135/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 812425 m, 9453 m/sec, 7716690 t fired, .
Time elapsed: 613 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 140/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 844126 m, 6340 m/sec, 8006325 t fired, .
Time elapsed: 618 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 145/148 5/5 PermAdmissibility-PT-10-CTLFireability-05 871808 m, 5536 m/sec, 8277528 t fired, .
Time elapsed: 623 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 628 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 72 (type EXCL) for 71 PermAdmissibility-PT-10-CTLFireability-14
lola: time limit : 148 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 2972 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-14
lola: result : false
lola: markings : 625
lola: fired transitions : 627
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 5/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 38504 m, -166660 m/sec, 353606 t fired, .
Time elapsed: 633 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 10/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 80596 m, 8418 m/sec, 646447 t fired, .
Time elapsed: 638 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 15/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 111540 m, 6188 m/sec, 960079 t fired, .
Time elapsed: 643 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 20/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 134525 m, 4597 m/sec, 1243172 t fired, .
Time elapsed: 648 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 25/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 162372 m, 5569 m/sec, 1492519 t fired, .
Time elapsed: 653 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 30/148 1/5 PermAdmissibility-PT-10-CTLFireability-05 190900 m, 5705 m/sec, 1747704 t fired, .
Time elapsed: 658 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 35/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 214674 m, 4754 m/sec, 2035252 t fired, .
Time elapsed: 663 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 40/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 239667 m, 4998 m/sec, 2320332 t fired, .
Time elapsed: 668 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 45/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 264059 m, 4878 m/sec, 2617660 t fired, .
Time elapsed: 673 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 50/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 290574 m, 5303 m/sec, 2919247 t fired, .
Time elapsed: 678 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 55/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 328246 m, 7534 m/sec, 3243350 t fired, .
Time elapsed: 683 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 60/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 369603 m, 8271 m/sec, 3573774 t fired, .
Time elapsed: 688 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 65/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 395269 m, 5133 m/sec, 3848109 t fired, .
Time elapsed: 693 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 70/148 2/5 PermAdmissibility-PT-10-CTLFireability-05 417185 m, 4383 m/sec, 4118616 t fired, .
Time elapsed: 698 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 75/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 450700 m, 6703 m/sec, 4384651 t fired, .
Time elapsed: 703 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 80/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 478024 m, 5464 m/sec, 4667991 t fired, .
Time elapsed: 708 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 85/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 504484 m, 5292 m/sec, 4987493 t fired, .
Time elapsed: 713 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 90/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 529287 m, 4960 m/sec, 5286420 t fired, .
Time elapsed: 718 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 95/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 552667 m, 4676 m/sec, 5580676 t fired, .
Time elapsed: 723 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 100/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 583091 m, 6084 m/sec, 5882748 t fired, .
Time elapsed: 728 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 105/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 610790 m, 5539 m/sec, 6184706 t fired, .
Time elapsed: 733 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 110/148 3/5 PermAdmissibility-PT-10-CTLFireability-05 636558 m, 5153 m/sec, 6498006 t fired, .
Time elapsed: 738 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 115/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 676814 m, 8051 m/sec, 6792493 t fired, .
Time elapsed: 743 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 120/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 716748 m, 7986 m/sec, 7058748 t fired, .
Time elapsed: 748 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 125/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 758384 m, 8327 m/sec, 7337347 t fired, .
Time elapsed: 753 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 130/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 807811 m, 9885 m/sec, 7672877 t fired, .
Time elapsed: 758 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 135/148 4/5 PermAdmissibility-PT-10-CTLFireability-05 841667 m, 6771 m/sec, 7976335 t fired, .
Time elapsed: 763 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 140/148 5/5 PermAdmissibility-PT-10-CTLFireability-05 870068 m, 5680 m/sec, 8254027 t fired, .
Time elapsed: 768 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 145/148 5/5 PermAdmissibility-PT-10-CTLFireability-05 897091 m, 5404 m/sec, 8565758 t fired, .
Time elapsed: 773 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 778 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 69 (type EXCL) for 68 PermAdmissibility-PT-10-CTLFireability-12
lola: time limit : 148 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 2822 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 5/148 2/32 PermAdmissibility-PT-10-CTLFireability-12 209815 m, 41963 m/sec, 4360396 t fired, .
78 EXEG EXCL 5/2822 1/5 PermAdmissibility-PT-10-CTLFireability-05 37846 m, -171849 m/sec, 345007 t fired, .
Time elapsed: 783 secs. Pages in use: 45
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 10/148 3/32 PermAdmissibility-PT-10-CTLFireability-12 388805 m, 35798 m/sec, 8594490 t fired, .
78 EXEG EXCL 10/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 78731 m, 8177 m/sec, 629667 t fired, .
Time elapsed: 788 secs. Pages in use: 46
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 15/148 4/32 PermAdmissibility-PT-10-CTLFireability-12 559602 m, 34159 m/sec, 12739589 t fired, .
78 EXEG EXCL 15/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 109975 m, 6248 m/sec, 942793 t fired, .
Time elapsed: 793 secs. Pages in use: 47
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 20/148 5/32 PermAdmissibility-PT-10-CTLFireability-12 727841 m, 33647 m/sec, 16874543 t fired, .
78 EXEG EXCL 20/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 132179 m, 4440 m/sec, 1217534 t fired, .
Time elapsed: 798 secs. Pages in use: 48
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 25/148 6/32 PermAdmissibility-PT-10-CTLFireability-12 896555 m, 33742 m/sec, 20975547 t fired, .
78 EXEG EXCL 25/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 158783 m, 5320 m/sec, 1468614 t fired, .
Time elapsed: 803 secs. Pages in use: 49
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 30/148 7/32 PermAdmissibility-PT-10-CTLFireability-12 1083222 m, 37333 m/sec, 25072393 t fired, .
78 EXEG EXCL 30/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 188201 m, 5883 m/sec, 1716973 t fired, .
Time elapsed: 808 secs. Pages in use: 50
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 35/148 8/32 PermAdmissibility-PT-10-CTLFireability-12 1247509 m, 32857 m/sec, 29054639 t fired, .
78 EXEG EXCL 35/141 1/5 PermAdmissibility-PT-10-CTLFireability-05 211421 m, 4644 m/sec, 1997595 t fired, .
Time elapsed: 813 secs. Pages in use: 51
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 40/148 9/32 PermAdmissibility-PT-10-CTLFireability-12 1407249 m, 31948 m/sec, 32990895 t fired, .
78 EXEG EXCL 40/141 2/5 PermAdmissibility-PT-10-CTLFireability-05 235457 m, 4807 m/sec, 2278229 t fired, .
Time elapsed: 818 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 45/148 9/32 PermAdmissibility-PT-10-CTLFireability-12 1565405 m, 31631 m/sec, 36923165 t fired, .
78 EXEG EXCL 45/141 2/5 PermAdmissibility-PT-10-CTLFireability-05 259614 m, 4831 m/sec, 2561834 t fired, .
Time elapsed: 823 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 50/148 10/32 PermAdmissibility-PT-10-CTLFireability-12 1722210 m, 31361 m/sec, 40843963 t fired, .
78 EXEG EXCL 50/141 2/5 PermAdmissibility-PT-10-CTLFireability-05 282713 m, 4619 m/sec, 2853957 t fired, .
Time elapsed: 828 secs. Pages in use: 54
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 55/148 11/32 PermAdmissibility-PT-10-CTLFireability-12 1897907 m, 35139 m/sec, 44715806 t fired, .
78 EXEG EXCL 55/141 2/5 PermAdmissibility-PT-10-CTLFireability-05 316281 m, 6713 m/sec, 3178719 t fired, .
Time elapsed: 833 secs. Pages in use: 55
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 60/148 12/32 PermAdmissibility-PT-10-CTLFireability-12 2060910 m, 32600 m/sec, 48492696 t fired, .
78 EXEG EXCL 60/141 2/5 PermAdmissibility-PT-10-CTLFireability-05 361399 m, 9023 m/sec, 3491400 t fired, .
Time elapsed: 838 secs. Pages in use: 56
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 65/148 13/32 PermAdmissibility-PT-10-CTLFireability-12 2214923 m, 30802 m/sec, 52229476 t fired, .
78 EXEG EXCL 65/141 2/5 PermAdmissibility-PT-10-CTLFireability-05 390069 m, 5734 m/sec, 3785364 t fired, .
Time elapsed: 843 secs. Pages in use: 57
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 70/148 14/32 PermAdmissibility-PT-10-CTLFireability-12 2367156 m, 30446 m/sec, 55966338 t fired, .
78 EXEG EXCL 70/141 2/5 PermAdmissibility-PT-10-CTLFireability-05 411210 m, 4228 m/sec, 4050036 t fired, .
Time elapsed: 848 secs. Pages in use: 58
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 75/148 15/32 PermAdmissibility-PT-10-CTLFireability-12 2537975 m, 34163 m/sec, 59769821 t fired, .
78 EXEG EXCL 75/141 3/5 PermAdmissibility-PT-10-CTLFireability-05 439098 m, 5577 m/sec, 4303770 t fired, .
Time elapsed: 853 secs. Pages in use: 60
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 80/148 16/32 PermAdmissibility-PT-10-CTLFireability-12 2701983 m, 32801 m/sec, 63658974 t fired, .
78 EXEG EXCL 80/141 3/5 PermAdmissibility-PT-10-CTLFireability-05 469682 m, 6116 m/sec, 4570384 t fired, .
Time elapsed: 858 secs. Pages in use: 61
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 85/148 17/32 PermAdmissibility-PT-10-CTLFireability-12 2854930 m, 30589 m/sec, 67407896 t fired, .
78 EXEG EXCL 85/141 3/5 PermAdmissibility-PT-10-CTLFireability-05 494867 m, 5037 m/sec, 4879386 t fired, .
Time elapsed: 863 secs. Pages in use: 62
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 90/148 18/32 PermAdmissibility-PT-10-CTLFireability-12 3005425 m, 30099 m/sec, 71124960 t fired, .
78 EXEG EXCL 90/141 3/5 PermAdmissibility-PT-10-CTLFireability-05 520583 m, 5143 m/sec, 5168916 t fired, .
Time elapsed: 868 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 95/148 19/32 PermAdmissibility-PT-10-CTLFireability-12 3154735 m, 29862 m/sec, 74839452 t fired, .
78 EXEG EXCL 95/141 3/5 PermAdmissibility-PT-10-CTLFireability-05 545131 m, 4909 m/sec, 5473377 t fired, .
Time elapsed: 873 secs. Pages in use: 64
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 100/148 19/32 PermAdmissibility-PT-10-CTLFireability-12 3299382 m, 28929 m/sec, 78542747 t fired, .
78 EXEG EXCL 100/141 3/5 PermAdmissibility-PT-10-CTLFireability-05 569881 m, 4950 m/sec, 5764450 t fired, .
Time elapsed: 878 secs. Pages in use: 64
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 105/148 20/32 PermAdmissibility-PT-10-CTLFireability-12 3471258 m, 34375 m/sec, 82315574 t fired, .
78 EXEG EXCL 105/141 3/5 PermAdmissibility-PT-10-CTLFireability-05 599876 m, 5999 m/sec, 6055625 t fired, .
Time elapsed: 883 secs. Pages in use: 65
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 110/148 21/32 PermAdmissibility-PT-10-CTLFireability-12 3620518 m, 29852 m/sec, 85978439 t fired, .
78 EXEG EXCL 110/141 3/5 PermAdmissibility-PT-10-CTLFireability-05 627269 m, 5478 m/sec, 6376423 t fired, .
Time elapsed: 888 secs. Pages in use: 66
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 115/148 22/32 PermAdmissibility-PT-10-CTLFireability-12 3764065 m, 28709 m/sec, 89609120 t fired, .
78 EXEG EXCL 115/141 4/5 PermAdmissibility-PT-10-CTLFireability-05 658018 m, 6149 m/sec, 6680718 t fired, .
Time elapsed: 893 secs. Pages in use: 68
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 120/148 23/32 PermAdmissibility-PT-10-CTLFireability-12 3905212 m, 28229 m/sec, 93237145 t fired, .
78 EXEG EXCL 120/141 4/5 PermAdmissibility-PT-10-CTLFireability-05 702766 m, 8949 m/sec, 6951610 t fired, .
Time elapsed: 898 secs. Pages in use: 69
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 125/148 24/32 PermAdmissibility-PT-10-CTLFireability-12 4066467 m, 32251 m/sec, 96922715 t fired, .
78 EXEG EXCL 125/141 4/5 PermAdmissibility-PT-10-CTLFireability-05 740319 m, 7510 m/sec, 7222532 t fired, .
Time elapsed: 903 secs. Pages in use: 70
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 130/148 25/32 PermAdmissibility-PT-10-CTLFireability-12 4229044 m, 32515 m/sec, 100647701 t fired, .
78 EXEG EXCL 130/141 4/5 PermAdmissibility-PT-10-CTLFireability-05 782668 m, 8469 m/sec, 7513424 t fired, .
Time elapsed: 908 secs. Pages in use: 71
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 135/148 26/32 PermAdmissibility-PT-10-CTLFireability-12 4381509 m, 30493 m/sec, 104342772 t fired, .
78 EXEG EXCL 135/141 4/5 PermAdmissibility-PT-10-CTLFireability-05 829015 m, 9269 m/sec, 7846991 t fired, .
Time elapsed: 913 secs. Pages in use: 72
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 140/148 26/32 PermAdmissibility-PT-10-CTLFireability-12 4535872 m, 30872 m/sec, 108032435 t fired, .
78 EXEG EXCL 140/141 5/5 PermAdmissibility-PT-10-CTLFireability-05 855621 m, 5321 m/sec, 8122662 t fired, .
Time elapsed: 918 secs. Pages in use: 73
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 145/148 27/32 PermAdmissibility-PT-10-CTLFireability-12 4699785 m, 32782 m/sec, 111595124 t fired, .
Time elapsed: 923 secs. Pages in use: 74
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 2677 sec
lola: memory limit: 5 pages
lola: CANCELED task # 69 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 5/2677 1/5 PermAdmissibility-PT-10-CTLFireability-05 35358 m, -164052 m/sec, 313969 t fired, .
Time elapsed: 928 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 69 (type EXCL) for 68 PermAdmissibility-PT-10-CTLFireability-12
lola: time limit : 2672 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 5/2672 2/5 PermAdmissibility-PT-10-CTLFireability-12 191699 m, -901617 m/sec, 3954564 t fired, .
78 EXEG EXCL 10/140 1/5 PermAdmissibility-PT-10-CTLFireability-05 74539 m, 7836 m/sec, 586442 t fired, .
Time elapsed: 933 secs. Pages in use: 78
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 10/2672 3/5 PermAdmissibility-PT-10-CTLFireability-12 368052 m, 35270 m/sec, 8133561 t fired, .
78 EXEG EXCL 15/133 1/5 PermAdmissibility-PT-10-CTLFireability-05 106383 m, 6368 m/sec, 905032 t fired, .
Time elapsed: 938 secs. Pages in use: 79
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 15/2672 4/5 PermAdmissibility-PT-10-CTLFireability-12 537839 m, 33957 m/sec, 12254613 t fired, .
78 EXEG EXCL 20/133 1/5 PermAdmissibility-PT-10-CTLFireability-05 128296 m, 4382 m/sec, 1174650 t fired, .
Time elapsed: 943 secs. Pages in use: 80
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 20/2672 5/5 PermAdmissibility-PT-10-CTLFireability-12 707145 m, 33861 m/sec, 16352496 t fired, .
78 EXEG EXCL 25/133 1/5 PermAdmissibility-PT-10-CTLFireability-05 154705 m, 5281 m/sec, 1441125 t fired, .
Time elapsed: 948 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 69 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 30/133 1/5 PermAdmissibility-PT-10-CTLFireability-05 185313 m, 6121 m/sec, 1686609 t fired, .
Time elapsed: 953 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 35/140 1/5 PermAdmissibility-PT-10-CTLFireability-05 209313 m, 4800 m/sec, 1973307 t fired, .
Time elapsed: 958 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 40/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 232575 m, 4652 m/sec, 2256815 t fired, .
Time elapsed: 963 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 45/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 257799 m, 5044 m/sec, 2537953 t fired, .
Time elapsed: 968 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 50/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 278953 m, 4230 m/sec, 2830761 t fired, .
Time elapsed: 973 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 55/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 314306 m, 7070 m/sec, 3152305 t fired, .
Time elapsed: 978 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 60/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 358699 m, 8878 m/sec, 3465634 t fired, .
Time elapsed: 983 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 65/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 388686 m, 5997 m/sec, 3769664 t fired, .
Time elapsed: 988 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 70/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 409523 m, 4167 m/sec, 4030204 t fired, .
Time elapsed: 993 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 75/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 436626 m, 5420 m/sec, 4287422 t fired, .
Time elapsed: 998 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 80/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 468650 m, 6404 m/sec, 4556585 t fired, .
Time elapsed: 1003 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 85/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 493595 m, 4989 m/sec, 4860095 t fired, .
Time elapsed: 1008 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 90/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 519149 m, 5110 m/sec, 5150424 t fired, .
Time elapsed: 1013 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 95/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 543826 m, 4935 m/sec, 5456996 t fired, .
Time elapsed: 1018 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 100/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 568453 m, 4925 m/sec, 5745757 t fired, .
Time elapsed: 1023 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 105/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 598504 m, 6010 m/sec, 6038510 t fired, .
Time elapsed: 1028 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 110/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 625090 m, 5317 m/sec, 6354190 t fired, .
Time elapsed: 1033 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 115/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 654294 m, 5840 m/sec, 6665302 t fired, .
Time elapsed: 1038 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 120/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 700627 m, 9266 m/sec, 6938629 t fired, .
Time elapsed: 1043 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 125/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 738436 m, 7561 m/sec, 7206909 t fired, .
Time elapsed: 1048 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 130/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 778477 m, 8008 m/sec, 7494955 t fired, .
Time elapsed: 1053 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 135/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 827457 m, 9796 m/sec, 7829946 t fired, .
Time elapsed: 1058 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 140/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 852980 m, 5104 m/sec, 8107842 t fired, .
Time elapsed: 1063 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1068 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 66 (type EXCL) for 65 PermAdmissibility-PT-10-CTLFireability-11
lola: time limit : 140 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 2532 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-11
lola: result : true
lola: markings : 625
lola: fired transitions : 631
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 5/140 1/5 PermAdmissibility-PT-10-CTLFireability-05 36658 m, -163264 m/sec, 329785 t fired, .
Time elapsed: 1073 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 10/140 1/5 PermAdmissibility-PT-10-CTLFireability-05 77251 m, 8118 m/sec, 618167 t fired, .
Time elapsed: 1078 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 15/140 1/5 PermAdmissibility-PT-10-CTLFireability-05 109335 m, 6416 m/sec, 936792 t fired, .
Time elapsed: 1083 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 20/140 1/5 PermAdmissibility-PT-10-CTLFireability-05 131525 m, 4438 m/sec, 1210547 t fired, .
Time elapsed: 1088 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 25/140 1/5 PermAdmissibility-PT-10-CTLFireability-05 158287 m, 5352 m/sec, 1464681 t fired, .
Time elapsed: 1093 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 30/140 1/5 PermAdmissibility-PT-10-CTLFireability-05 187954 m, 5933 m/sec, 1713875 t fired, .
Time elapsed: 1098 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 35/140 1/5 PermAdmissibility-PT-10-CTLFireability-05 211326 m, 4674 m/sec, 1996926 t fired, .
Time elapsed: 1103 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 40/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 235590 m, 4852 m/sec, 2279256 t fired, .
Time elapsed: 1108 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 45/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 259813 m, 4844 m/sec, 2564711 t fired, .
Time elapsed: 1113 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 50/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 283506 m, 4738 m/sec, 2860432 t fired, .
Time elapsed: 1118 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 55/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 316773 m, 6653 m/sec, 3184833 t fired, .
Time elapsed: 1123 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 60/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 362096 m, 9064 m/sec, 3498653 t fired, .
Time elapsed: 1128 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 65/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 390534 m, 5687 m/sec, 3790633 t fired, .
Time elapsed: 1133 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 70/140 2/5 PermAdmissibility-PT-10-CTLFireability-05 411898 m, 4272 m/sec, 4055891 t fired, .
Time elapsed: 1138 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 75/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 440408 m, 5702 m/sec, 4310977 t fired, .
Time elapsed: 1143 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 80/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 470229 m, 5964 m/sec, 4578627 t fired, .
Time elapsed: 1148 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 85/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 495379 m, 5030 m/sec, 4887670 t fired, .
Time elapsed: 1153 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 90/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 521078 m, 5139 m/sec, 5175159 t fired, .
Time elapsed: 1158 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 95/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 545523 m, 4889 m/sec, 5479038 t fired, .
Time elapsed: 1163 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 100/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 570381 m, 4971 m/sec, 5768973 t fired, .
Time elapsed: 1168 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 105/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 600029 m, 5929 m/sec, 6058058 t fired, .
Time elapsed: 1173 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 110/140 3/5 PermAdmissibility-PT-10-CTLFireability-05 627363 m, 5466 m/sec, 6377080 t fired, .
Time elapsed: 1178 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 115/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 658041 m, 6135 m/sec, 6680848 t fired, .
Time elapsed: 1183 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 120/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 703255 m, 9042 m/sec, 6954151 t fired, .
Time elapsed: 1188 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 125/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 740870 m, 7523 m/sec, 7227204 t fired, .
Time elapsed: 1193 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 130/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 783634 m, 8552 m/sec, 7517914 t fired, .
Time elapsed: 1198 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 135/140 4/5 PermAdmissibility-PT-10-CTLFireability-05 829401 m, 9153 m/sec, 7852001 t fired, .
Time elapsed: 1203 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 140/140 5/5 PermAdmissibility-PT-10-CTLFireability-05 856180 m, 5355 m/sec, 8126325 t fired, .
Time elapsed: 1208 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1213 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 63 (type EXCL) for 62 PermAdmissibility-PT-10-CTLFireability-10
lola: time limit : 140 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 2387 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 5/140 2/32 PermAdmissibility-PT-10-CTLFireability-10 200430 m, 40086 m/sec, 4376344 t fired, .
78 EXEG EXCL 5/2387 1/5 PermAdmissibility-PT-10-CTLFireability-05 38039 m, -163628 m/sec, 347627 t fired, .
Time elapsed: 1218 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 10/140 3/32 PermAdmissibility-PT-10-CTLFireability-10 373577 m, 34629 m/sec, 8612242 t fired, .
78 EXEG EXCL 10/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 79181 m, 8228 m/sec, 633375 t fired, .
Time elapsed: 1223 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 15/140 4/32 PermAdmissibility-PT-10-CTLFireability-10 537591 m, 32802 m/sec, 12784262 t fired, .
78 EXEG EXCL 15/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 110406 m, 6245 m/sec, 947514 t fired, .
Time elapsed: 1228 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 20/140 5/32 PermAdmissibility-PT-10-CTLFireability-10 702299 m, 32941 m/sec, 16934028 t fired, .
78 EXEG EXCL 20/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 132940 m, 4506 m/sec, 1227593 t fired, .
Time elapsed: 1233 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 25/140 5/32 PermAdmissibility-PT-10-CTLFireability-10 852294 m, 29999 m/sec, 20771580 t fired, .
78 EXEG EXCL 25/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 159248 m, 5261 m/sec, 1472358 t fired, .
Time elapsed: 1238 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 30/140 6/32 PermAdmissibility-PT-10-CTLFireability-10 1031114 m, 35764 m/sec, 24865301 t fired, .
78 EXEG EXCL 30/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 188615 m, 5873 m/sec, 1721727 t fired, .
Time elapsed: 1243 secs. Pages in use: 82
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 35/140 7/32 PermAdmissibility-PT-10-CTLFireability-10 1193799 m, 32537 m/sec, 28903427 t fired, .
78 EXEG EXCL 35/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 212096 m, 4696 m/sec, 2004112 t fired, .
Time elapsed: 1248 secs. Pages in use: 83
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 40/140 8/32 PermAdmissibility-PT-10-CTLFireability-10 1349495 m, 31139 m/sec, 32867367 t fired, .
78 EXEG EXCL 40/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 236290 m, 4838 m/sec, 2285756 t fired, .
Time elapsed: 1253 secs. Pages in use: 85
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 45/140 9/32 PermAdmissibility-PT-10-CTLFireability-10 1499953 m, 30091 m/sec, 36783108 t fired, .
78 EXEG EXCL 45/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 260509 m, 4843 m/sec, 2571057 t fired, .
Time elapsed: 1258 secs. Pages in use: 86
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 50/140 10/32 PermAdmissibility-PT-10-CTLFireability-10 1651583 m, 30326 m/sec, 40706843 t fired, .
78 EXEG EXCL 50/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 284291 m, 4756 m/sec, 2867691 t fired, .
Time elapsed: 1263 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 55/140 11/32 PermAdmissibility-PT-10-CTLFireability-10 1808414 m, 31366 m/sec, 44620888 t fired, .
78 EXEG EXCL 55/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 317241 m, 6590 m/sec, 3188943 t fired, .
Time elapsed: 1268 secs. Pages in use: 88
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 60/140 12/32 PermAdmissibility-PT-10-CTLFireability-10 1975201 m, 33357 m/sec, 48450043 t fired, .
78 EXEG EXCL 60/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 362275 m, 9006 m/sec, 3500646 t fired, .
Time elapsed: 1273 secs. Pages in use: 89
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 65/140 13/32 PermAdmissibility-PT-10-CTLFireability-10 2126075 m, 30174 m/sec, 52195313 t fired, .
78 EXEG EXCL 65/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 390517 m, 5648 m/sec, 3790359 t fired, .
Time elapsed: 1278 secs. Pages in use: 90
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 70/140 14/32 PermAdmissibility-PT-10-CTLFireability-10 2273496 m, 29484 m/sec, 55939899 t fired, .
78 EXEG EXCL 70/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 411576 m, 4211 m/sec, 4052841 t fired, .
Time elapsed: 1283 secs. Pages in use: 91
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 75/140 14/32 PermAdmissibility-PT-10-CTLFireability-10 2420258 m, 29352 m/sec, 59679912 t fired, .
78 EXEG EXCL 75/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 439204 m, 5525 m/sec, 4304229 t fired, .
Time elapsed: 1288 secs. Pages in use: 92
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 80/140 15/32 PermAdmissibility-PT-10-CTLFireability-10 2588221 m, 33592 m/sec, 63555359 t fired, .
78 EXEG EXCL 80/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 469605 m, 6080 m/sec, 4569352 t fired, .
Time elapsed: 1293 secs. Pages in use: 93
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 85/140 16/32 PermAdmissibility-PT-10-CTLFireability-10 2742765 m, 30908 m/sec, 67381730 t fired, .
78 EXEG EXCL 85/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 494561 m, 4991 m/sec, 4874619 t fired, .
Time elapsed: 1298 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 90/140 17/32 PermAdmissibility-PT-10-CTLFireability-10 2890507 m, 29548 m/sec, 71160040 t fired, .
78 EXEG EXCL 90/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 519866 m, 5061 m/sec, 5159079 t fired, .
Time elapsed: 1303 secs. Pages in use: 95
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 95/140 18/32 PermAdmissibility-PT-10-CTLFireability-10 3033556 m, 28609 m/sec, 74896228 t fired, .
78 EXEG EXCL 95/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 544147 m, 4856 m/sec, 5461112 t fired, .
Time elapsed: 1308 secs. Pages in use: 96
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 100/140 19/32 PermAdmissibility-PT-10-CTLFireability-10 3179054 m, 29099 m/sec, 78647871 t fired, .
78 EXEG EXCL 100/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 568608 m, 4892 m/sec, 5747426 t fired, .
Time elapsed: 1313 secs. Pages in use: 97
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 105/140 20/32 PermAdmissibility-PT-10-CTLFireability-10 3328004 m, 29790 m/sec, 82396064 t fired, .
78 EXEG EXCL 105/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 598535 m, 5985 m/sec, 6038845 t fired, .
Time elapsed: 1318 secs. Pages in use: 98
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 110/140 20/32 PermAdmissibility-PT-10-CTLFireability-10 3486737 m, 31746 m/sec, 86174133 t fired, .
78 EXEG EXCL 110/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 625137 m, 5320 m/sec, 6354552 t fired, .
Time elapsed: 1323 secs. Pages in use: 98
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 115/140 21/32 PermAdmissibility-PT-10-CTLFireability-10 3630475 m, 28747 m/sec, 89865416 t fired, .
78 EXEG EXCL 115/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 653775 m, 5727 m/sec, 6663601 t fired, .
Time elapsed: 1328 secs. Pages in use: 100
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 120/140 22/32 PermAdmissibility-PT-10-CTLFireability-10 3770006 m, 27906 m/sec, 93524870 t fired, .
78 EXEG EXCL 120/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 699638 m, 9172 m/sec, 6933797 t fired, .
Time elapsed: 1333 secs. Pages in use: 101
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 125/140 23/32 PermAdmissibility-PT-10-CTLFireability-10 3906449 m, 27288 m/sec, 97175785 t fired, .
78 EXEG EXCL 125/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 736962 m, 7464 m/sec, 7196461 t fired, .
Time elapsed: 1338 secs. Pages in use: 102
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 130/140 24/32 PermAdmissibility-PT-10-CTLFireability-10 4062719 m, 31254 m/sec, 100892929 t fired, .
78 EXEG EXCL 130/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 776899 m, 7987 m/sec, 7481148 t fired, .
Time elapsed: 1343 secs. Pages in use: 103
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 135/140 25/32 PermAdmissibility-PT-10-CTLFireability-10 4221048 m, 31665 m/sec, 104659686 t fired, .
Time elapsed: 1348 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 2252 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 140/140 26/32 PermAdmissibility-PT-10-CTLFireability-10 4368984 m, 29587 m/sec, 108429644 t fired, .
78 EXEG EXCL 5/2252 1/5 PermAdmissibility-PT-10-CTLFireability-05 37268 m, -147926 m/sec, 337300 t fired, .
Time elapsed: 1353 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 63 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 10/125 1/5 PermAdmissibility-PT-10-CTLFireability-05 77356 m, 8017 m/sec, 619609 t fired, .
Time elapsed: 1358 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 63 (type EXCL) for 62 PermAdmissibility-PT-10-CTLFireability-10
lola: time limit : 2242 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 5/2242 2/5 PermAdmissibility-PT-10-CTLFireability-10 199664 m, -833864 m/sec, 4355918 t fired, .
78 EXEG EXCL 15/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 109194 m, 6367 m/sec, 935797 t fired, .
Time elapsed: 1363 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 10/2242 3/5 PermAdmissibility-PT-10-CTLFireability-10 372301 m, 34527 m/sec, 8589695 t fired, .
78 EXEG EXCL 20/125 1/5 PermAdmissibility-PT-10-CTLFireability-05 130772 m, 4315 m/sec, 1203711 t fired, .
Time elapsed: 1368 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 15/2242 4/5 PermAdmissibility-PT-10-CTLFireability-10 536733 m, 32886 m/sec, 12758124 t fired, .
78 EXEG EXCL 25/125 1/5 PermAdmissibility-PT-10-CTLFireability-05 157166 m, 5278 m/sec, 1457939 t fired, .
Time elapsed: 1373 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 20/2242 5/5 PermAdmissibility-PT-10-CTLFireability-10 700985 m, 32850 m/sec, 16906230 t fired, .
78 EXEG EXCL 30/125 1/5 PermAdmissibility-PT-10-CTLFireability-05 187103 m, 5987 m/sec, 1704697 t fired, .
Time elapsed: 1378 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 25/2242 5/5 PermAdmissibility-PT-10-CTLFireability-10 860840 m, 31971 m/sec, 21005466 t fired, .
78 EXEG EXCL 35/125 1/5 PermAdmissibility-PT-10-CTLFireability-05 210378 m, 4655 m/sec, 1985073 t fired, .
Time elapsed: 1383 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 63 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 40/125 2/5 PermAdmissibility-PT-10-CTLFireability-05 233897 m, 4703 m/sec, 2266900 t fired, .
Time elapsed: 1388 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 45/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 258543 m, 4929 m/sec, 2547133 t fired, .
Time elapsed: 1393 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 50/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 280389 m, 4369 m/sec, 2838994 t fired, .
Time elapsed: 1398 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 55/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 314728 m, 6867 m/sec, 3158208 t fired, .
Time elapsed: 1403 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 60/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 359098 m, 8874 m/sec, 3469481 t fired, .
Time elapsed: 1408 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 65/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 388729 m, 5926 m/sec, 3770226 t fired, .
Time elapsed: 1413 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 70/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 409333 m, 4120 m/sec, 4028393 t fired, .
Time elapsed: 1418 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 75/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 435992 m, 5331 m/sec, 4282876 t fired, .
Time elapsed: 1423 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 80/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 468107 m, 6423 m/sec, 4550273 t fired, .
Time elapsed: 1428 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 85/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 492655 m, 4909 m/sec, 4848112 t fired, .
Time elapsed: 1433 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 90/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 518340 m, 5137 m/sec, 5137556 t fired, .
Time elapsed: 1438 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 95/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 542371 m, 4806 m/sec, 5439384 t fired, .
Time elapsed: 1443 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 100/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 566812 m, 4888 m/sec, 5725024 t fired, .
Time elapsed: 1448 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 105/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 596754 m, 5988 m/sec, 6017277 t fired, .
Time elapsed: 1453 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 110/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 621874 m, 5024 m/sec, 6324832 t fired, .
Time elapsed: 1458 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 115/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 649888 m, 5602 m/sec, 6644206 t fired, .
Time elapsed: 1463 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 120/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 697070 m, 9436 m/sec, 6919450 t fired, .
Time elapsed: 1468 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 125/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 734674 m, 7520 m/sec, 7181438 t fired, .
Time elapsed: 1473 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 130/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 775052 m, 8075 m/sec, 7464332 t fired, .
Time elapsed: 1478 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1483 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 60 (type EXCL) for 59 PermAdmissibility-PT-10-CTLFireability-09
lola: time limit : 132 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 2117 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-09
lola: result : true
lola: markings : 325
lola: fired transitions : 356
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 5/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 36031 m, -147804 m/sec, 321684 t fired, .
Time elapsed: 1488 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 10/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 77244 m, 8242 m/sec, 618058 t fired, .
Time elapsed: 1493 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 15/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 109951 m, 6541 m/sec, 942596 t fired, .
Time elapsed: 1498 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 20/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 132874 m, 4584 m/sec, 1226798 t fired, .
Time elapsed: 1503 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 25/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 160159 m, 5457 m/sec, 1480764 t fired, .
Time elapsed: 1508 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 30/132 1/5 PermAdmissibility-PT-10-CTLFireability-05 189982 m, 5964 m/sec, 1736202 t fired, .
Time elapsed: 1513 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 35/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 213938 m, 4791 m/sec, 2026813 t fired, .
Time elapsed: 1518 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 40/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 238989 m, 5010 m/sec, 2312487 t fired, .
Time elapsed: 1523 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 45/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 263734 m, 4949 m/sec, 2612726 t fired, .
Time elapsed: 1528 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 50/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 290242 m, 5301 m/sec, 2916107 t fired, .
Time elapsed: 1533 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 55/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 327918 m, 7535 m/sec, 3241464 t fired, .
Time elapsed: 1538 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 60/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 369613 m, 8339 m/sec, 3573892 t fired, .
Time elapsed: 1543 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 65/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 395329 m, 5143 m/sec, 3849064 t fired, .
Time elapsed: 1548 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 70/132 2/5 PermAdmissibility-PT-10-CTLFireability-05 417351 m, 4404 m/sec, 4120859 t fired, .
Time elapsed: 1553 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 75/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 451243 m, 6778 m/sec, 4389586 t fired, .
Time elapsed: 1558 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 80/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 478551 m, 5461 m/sec, 4674240 t fired, .
Time elapsed: 1563 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 85/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 504875 m, 5264 m/sec, 4993927 t fired, .
Time elapsed: 1568 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 90/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 529856 m, 4996 m/sec, 5294675 t fired, .
Time elapsed: 1573 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 95/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 553209 m, 4670 m/sec, 5590100 t fired, .
Time elapsed: 1578 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 100/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 585391 m, 6436 m/sec, 5900911 t fired, .
Time elapsed: 1583 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 105/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 612369 m, 5395 m/sec, 6200285 t fired, .
Time elapsed: 1588 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 110/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 638216 m, 5169 m/sec, 6523850 t fired, .
Time elapsed: 1593 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 115/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 681029 m, 8562 m/sec, 6819695 t fired, .
Time elapsed: 1598 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 120/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 719820 m, 7758 m/sec, 7087937 t fired, .
Time elapsed: 1603 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 125/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 763005 m, 8637 m/sec, 7370261 t fired, .
Time elapsed: 1608 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 130/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 812023 m, 9803 m/sec, 7713131 t fired, .
Time elapsed: 1613 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1618 secs. Pages in use: 104
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 57 (type EXCL) for 56 PermAdmissibility-PT-10-CTLFireability-08
lola: time limit : 132 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 1982 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 5/132 3/32 PermAdmissibility-PT-10-CTLFireability-08 505688 m, 101137 m/sec, 2955480 t fired, .
78 EXEG EXCL 5/1982 1/5 PermAdmissibility-PT-10-CTLFireability-05 38438 m, -154717 m/sec, 352864 t fired, .
Time elapsed: 1623 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 10/132 6/32 PermAdmissibility-PT-10-CTLFireability-08 976735 m, 94209 m/sec, 5887714 t fired, .
78 EXEG EXCL 10/123 1/5 PermAdmissibility-PT-10-CTLFireability-05 80546 m, 8421 m/sec, 646078 t fired, .
Time elapsed: 1628 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 15/132 8/32 PermAdmissibility-PT-10-CTLFireability-08 1418834 m, 88419 m/sec, 8724843 t fired, .
78 EXEG EXCL 15/123 1/5 PermAdmissibility-PT-10-CTLFireability-05 111515 m, 6193 m/sec, 959797 t fired, .
Time elapsed: 1633 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 20/132 11/32 PermAdmissibility-PT-10-CTLFireability-08 1863819 m, 88997 m/sec, 11479952 t fired, .
78 EXEG EXCL 20/123 1/5 PermAdmissibility-PT-10-CTLFireability-05 134564 m, 4609 m/sec, 1243617 t fired, .
Time elapsed: 1638 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 25/132 13/32 PermAdmissibility-PT-10-CTLFireability-08 2290452 m, 85326 m/sec, 14294858 t fired, .
78 EXEG EXCL 25/123 1/5 PermAdmissibility-PT-10-CTLFireability-05 162644 m, 5616 m/sec, 1494339 t fired, .
Time elapsed: 1643 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 30/132 15/32 PermAdmissibility-PT-10-CTLFireability-08 2748632 m, 91636 m/sec, 17184329 t fired, .
78 EXEG EXCL 30/123 1/5 PermAdmissibility-PT-10-CTLFireability-05 191117 m, 5694 m/sec, 1750440 t fired, .
Time elapsed: 1648 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 35/132 18/32 PermAdmissibility-PT-10-CTLFireability-08 3179583 m, 86190 m/sec, 19966745 t fired, .
78 EXEG EXCL 35/123 2/5 PermAdmissibility-PT-10-CTLFireability-05 215048 m, 4786 m/sec, 2039958 t fired, .
Time elapsed: 1653 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 40/132 20/32 PermAdmissibility-PT-10-CTLFireability-08 3596946 m, 83472 m/sec, 22758009 t fired, .
78 EXEG EXCL 40/123 2/5 PermAdmissibility-PT-10-CTLFireability-05 240222 m, 5034 m/sec, 2326833 t fired, .
Time elapsed: 1658 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 45/132 22/32 PermAdmissibility-PT-10-CTLFireability-08 4010454 m, 82701 m/sec, 25446560 t fired, .
78 EXEG EXCL 45/123 2/5 PermAdmissibility-PT-10-CTLFireability-05 264646 m, 4884 m/sec, 2627699 t fired, .
Time elapsed: 1663 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 50/132 24/32 PermAdmissibility-PT-10-CTLFireability-08 4422196 m, 82348 m/sec, 28131536 t fired, .
78 EXEG EXCL 50/123 2/5 PermAdmissibility-PT-10-CTLFireability-05 291793 m, 5429 m/sec, 2930264 t fired, .
Time elapsed: 1668 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 55/132 26/32 PermAdmissibility-PT-10-CTLFireability-08 4834876 m, 82536 m/sec, 30886439 t fired, .
78 EXEG EXCL 55/123 2/5 PermAdmissibility-PT-10-CTLFireability-05 330078 m, 7657 m/sec, 3252831 t fired, .
Time elapsed: 1673 secs. Pages in use: 104
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 60/132 29/32 PermAdmissibility-PT-10-CTLFireability-08 5242438 m, 81512 m/sec, 33654800 t fired, .
78 EXEG EXCL 60/123 2/5 PermAdmissibility-PT-10-CTLFireability-05 370432 m, 8070 m/sec, 3582384 t fired, .
Time elapsed: 1678 secs. Pages in use: 106
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 65/132 31/32 PermAdmissibility-PT-10-CTLFireability-08 5692984 m, 90109 m/sec, 36532438 t fired, .
78 EXEG EXCL 65/123 2/5 PermAdmissibility-PT-10-CTLFireability-05 395579 m, 5029 m/sec, 3852330 t fired, .
Time elapsed: 1683 secs. Pages in use: 108
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 57 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 70/123 2/5 PermAdmissibility-PT-10-CTLFireability-05 417454 m, 4375 m/sec, 4122267 t fired, .
Time elapsed: 1688 secs. Pages in use: 109
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 75/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 451459 m, 6801 m/sec, 4390940 t fired, .
Time elapsed: 1693 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 80/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 478631 m, 5434 m/sec, 4675389 t fired, .
Time elapsed: 1698 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 85/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 504867 m, 5247 m/sec, 4993826 t fired, .
Time elapsed: 1703 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 90/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 529844 m, 4995 m/sec, 5294465 t fired, .
Time elapsed: 1708 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 95/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 553155 m, 4662 m/sec, 5589664 t fired, .
Time elapsed: 1713 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 100/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 585218 m, 6412 m/sec, 5899734 t fired, .
Time elapsed: 1718 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 105/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 612299 m, 5416 m/sec, 6199389 t fired, .
Time elapsed: 1723 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 110/132 3/5 PermAdmissibility-PT-10-CTLFireability-05 638157 m, 5171 m/sec, 6522865 t fired, .
Time elapsed: 1728 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 115/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 680814 m, 8531 m/sec, 6818798 t fired, .
Time elapsed: 1733 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 120/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 719775 m, 7792 m/sec, 7087482 t fired, .
Time elapsed: 1738 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 125/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 762894 m, 8623 m/sec, 7369734 t fired, .
Time elapsed: 1743 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 130/132 4/5 PermAdmissibility-PT-10-CTLFireability-05 811935 m, 9808 m/sec, 7712505 t fired, .
Time elapsed: 1748 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 8 0 0 8 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1753 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 51 (type EXCL) for 22 PermAdmissibility-PT-10-CTLFireability-06
lola: time limit : 131 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 1847 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 5/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 38195 m, -154748 m/sec, 349893 t fired, .
Time elapsed: 1758 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 10/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 80498 m, 8460 m/sec, 645652 t fired, .
Time elapsed: 1763 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 15/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 111716 m, 6243 m/sec, 962334 t fired, .
Time elapsed: 1768 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 20/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 134942 m, 4645 m/sec, 1248306 t fired, .
Time elapsed: 1773 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 25/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 163307 m, 5673 m/sec, 1499104 t fired, .
Time elapsed: 1778 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 30/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 191522 m, 5643 m/sec, 1756215 t fired, .
Time elapsed: 1783 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 35/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 215557 m, 4807 m/sec, 2047122 t fired, .
Time elapsed: 1788 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 40/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 240804 m, 5049 m/sec, 2335406 t fired, .
Time elapsed: 1793 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 45/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 265298 m, 4898 m/sec, 2637120 t fired, .
Time elapsed: 1798 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 50/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 293041 m, 5548 m/sec, 2941305 t fired, .
Time elapsed: 1803 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 55/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 332944 m, 7980 m/sec, 3267002 t fired, .
Time elapsed: 1808 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 60/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 372335 m, 7878 m/sec, 3602713 t fired, .
Time elapsed: 1813 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 65/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 396893 m, 4911 m/sec, 3871029 t fired, .
Time elapsed: 1818 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 70/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 418967 m, 4414 m/sec, 4143434 t fired, .
Time elapsed: 1823 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 75/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 453964 m, 6999 m/sec, 4413005 t fired, .
Time elapsed: 1828 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 80/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 480578 m, 5322 m/sec, 4699575 t fired, .
Time elapsed: 1833 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 85/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 506400 m, 5164 m/sec, 5016107 t fired, .
Time elapsed: 1838 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 90/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 531882 m, 5096 m/sec, 5316491 t fired, .
Time elapsed: 1843 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 95/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 554886 m, 4600 m/sec, 5613195 t fired, .
Time elapsed: 1848 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 100/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 587900 m, 6602 m/sec, 5920345 t fired, .
Time elapsed: 1853 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 105/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 613865 m, 5193 m/sec, 6217181 t fired, .
Time elapsed: 1858 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 110/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 639635 m, 5154 m/sec, 6541857 t fired, .
Time elapsed: 1863 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 115/131 4/5 PermAdmissibility-PT-10-CTLFireability-05 683979 m, 8868 m/sec, 6833857 t fired, .
Time elapsed: 1868 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 120/131 4/5 PermAdmissibility-PT-10-CTLFireability-05 721559 m, 7516 m/sec, 7103784 t fired, .
Time elapsed: 1873 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 125/131 4/5 PermAdmissibility-PT-10-CTLFireability-05 765061 m, 8700 m/sec, 7383030 t fired, .
Time elapsed: 1878 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 130/131 4/5 PermAdmissibility-PT-10-CTLFireability-05 813367 m, 9661 m/sec, 7724600 t fired, .
Time elapsed: 1883 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 7 0 0 9 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1888 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 49 (type EXCL) for 22 PermAdmissibility-PT-10-CTLFireability-06
lola: time limit : 131 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 1712 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 5/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 37184 m, -155236 m/sec, 336382 t fired, .
Time elapsed: 1893 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 10/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 79034 m, 8370 m/sec, 632119 t fired, .
Time elapsed: 1898 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 15/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 110750 m, 6343 m/sec, 951175 t fired, .
Time elapsed: 1903 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 20/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 133752 m, 4600 m/sec, 1235120 t fired, .
Time elapsed: 1908 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 25/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 161503 m, 5550 m/sec, 1486996 t fired, .
Time elapsed: 1913 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 30/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 190596 m, 5818 m/sec, 1743718 t fired, .
Time elapsed: 1918 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 35/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 214541 m, 4789 m/sec, 2033663 t fired, .
Time elapsed: 1923 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 40/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 239735 m, 5038 m/sec, 2321253 t fired, .
Time elapsed: 1928 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 45/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 264232 m, 4899 m/sec, 2620767 t fired, .
Time elapsed: 1933 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 51/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 291176 m, 5388 m/sec, 2924381 t fired, .
Time elapsed: 1939 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 56/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 329375 m, 7639 m/sec, 3250043 t fired, .
Time elapsed: 1944 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 61/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 370528 m, 8230 m/sec, 3583077 t fired, .
Time elapsed: 1949 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 66/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 395851 m, 5064 m/sec, 3855992 t fired, .
Time elapsed: 1954 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 71/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 417856 m, 4401 m/sec, 4127567 t fired, .
Time elapsed: 1959 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 76/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 452248 m, 6878 m/sec, 4397201 t fired, .
Time elapsed: 1964 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 81/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 479246 m, 5399 m/sec, 4683278 t fired, .
Time elapsed: 1969 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 86/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 505296 m, 5210 m/sec, 5000965 t fired, .
Time elapsed: 1974 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 91/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 530308 m, 5002 m/sec, 5302360 t fired, .
Time elapsed: 1979 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 96/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 554032 m, 4744 m/sec, 5599098 t fired, .
Time elapsed: 1984 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 101/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 586518 m, 6497 m/sec, 5909185 t fired, .
Time elapsed: 1989 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 106/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 612716 m, 5239 m/sec, 6204525 t fired, .
Time elapsed: 1994 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 111/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 638520 m, 5160 m/sec, 6528168 t fired, .
Time elapsed: 1999 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 116/131 4/5 PermAdmissibility-PT-10-CTLFireability-05 681598 m, 8615 m/sec, 6822010 t fired, .
Time elapsed: 2004 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 121/131 4/5 PermAdmissibility-PT-10-CTLFireability-05 720185 m, 7717 m/sec, 7091116 t fired, .
Time elapsed: 2009 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 126/131 4/5 PermAdmissibility-PT-10-CTLFireability-05 763454 m, 8653 m/sec, 7372890 t fired, .
Time elapsed: 2014 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 131/131 4/5 PermAdmissibility-PT-10-CTLFireability-05 812264 m, 9762 m/sec, 7715207 t fired, .
Time elapsed: 2019 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 78 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 6 0 0 10 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2024 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 45 (type EXCL) for 22 PermAdmissibility-PT-10-CTLFireability-06
lola: time limit : 131 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type EXCL) for 19 PermAdmissibility-PT-10-CTLFireability-05
lola: time limit : 1576 sec
lola: memory limit: 5 pages
lola: FINISHED task # 45 (type EXCL) for PermAdmissibility-PT-10-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 5/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 35650 m, -155322 m/sec, 317317 t fired, .
Time elapsed: 2029 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 10/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 76543 m, 8178 m/sec, 609491 t fired, .
Time elapsed: 2034 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 15/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 109073 m, 6506 m/sec, 934751 t fired, .
Time elapsed: 2039 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 20/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 131022 m, 4389 m/sec, 1205860 t fired, .
Time elapsed: 2044 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 25/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 157928 m, 5381 m/sec, 1462120 t fired, .
Time elapsed: 2049 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 30/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 187919 m, 5998 m/sec, 1713421 t fired, .
Time elapsed: 2054 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 35/131 1/5 PermAdmissibility-PT-10-CTLFireability-05 211498 m, 4715 m/sec, 1998182 t fired, .
Time elapsed: 2059 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 40/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 235966 m, 4893 m/sec, 2282443 t fired, .
Time elapsed: 2064 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 45/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 260374 m, 4881 m/sec, 2569717 t fired, .
Time elapsed: 2069 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 50/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 284353 m, 4795 m/sec, 2868217 t fired, .
Time elapsed: 2074 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 55/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 318540 m, 6837 m/sec, 3193761 t fired, .
Time elapsed: 2079 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 60/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 363410 m, 8974 m/sec, 3514504 t fired, .
Time elapsed: 2084 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 65/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 391434 m, 5604 m/sec, 3801554 t fired, .
Time elapsed: 2089 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 70/131 2/5 PermAdmissibility-PT-10-CTLFireability-05 412842 m, 4281 m/sec, 4066243 t fired, .
Time elapsed: 2094 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 75/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 442274 m, 5886 m/sec, 4323117 t fired, .
Time elapsed: 2099 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-10-CTLFireability-09: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-11: CTL true CTL model checker
PermAdmissibility-PT-10-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-01: CONJ 0 1 0 0 2 0 1 0
PermAdmissibility-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-05: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-06: DISJ 0 5 0 0 11 0 0 0
PermAdmissibility-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 EXEG EXCL 80/131 3/5 PermAdmissibility-PT-10-CTLFireability-05 471114 m, 5768 m/sec, 4591638 t fired, .
Time elapsed: 2104 secs. Pages in use: 109
# running tasks: 1 of 4 Visible: 15
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PermAdmissibility-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863538400530"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-PT-10.tgz
mv PermAdmissibility-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;