About the Execution of LoLa+red for ParamProductionCell-PT-4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 675.915 | 85826.00 | 97416.00 | 859.30 | TTFTFFFTFFTTTFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r263-smll-167863538200393.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ParamProductionCell-PT-4, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863538200393
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 652K
-rw-r--r-- 1 mcc users 9.3K Feb 26 17:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 17:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Feb 26 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.8K Feb 25 16:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 16:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 17:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 17:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 26 17:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 17:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 16:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 174K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-00
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-01
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-02
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-03
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-04
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-05
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-06
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-07
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-08
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-09
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-10
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-11
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-12
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-13
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-14
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678781216970
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ParamProductionCell-PT-4
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 08:07:00] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-14 08:07:00] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 08:07:01] [INFO ] Load time of PNML (sax parser for PT used): 157 ms
[2023-03-14 08:07:01] [INFO ] Transformed 231 places.
[2023-03-14 08:07:01] [INFO ] Transformed 202 transitions.
[2023-03-14 08:07:01] [INFO ] Found NUPN structural information;
[2023-03-14 08:07:01] [INFO ] Parsed PT model containing 231 places and 202 transitions and 846 arcs in 320 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 27 ms.
Support contains 113 out of 231 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 231/231 places, 202/202 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 229 transition count 200
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 229 transition count 200
Applied a total of 4 rules in 59 ms. Remains 229 /231 variables (removed 2) and now considering 200/202 (removed 2) transitions.
// Phase 1: matrix 200 rows 229 cols
[2023-03-14 08:07:01] [INFO ] Computed 59 place invariants in 26 ms
[2023-03-14 08:07:02] [INFO ] Implicit Places using invariants in 700 ms returned [16, 18, 19, 35, 41, 46, 47, 59, 64, 73, 98, 99, 114, 116, 118, 194, 195, 198, 199]
Discarding 19 places :
Implicit Place search using SMT only with invariants took 763 ms to find 19 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 210/231 places, 200/202 transitions.
Applied a total of 0 rules in 13 ms. Remains 210 /210 variables (removed 0) and now considering 200/200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 837 ms. Remains : 210/231 places, 200/202 transitions.
Support contains 113 out of 210 places after structural reductions.
[2023-03-14 08:07:02] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-14 08:07:02] [INFO ] Flatten gal took : 92 ms
[2023-03-14 08:07:02] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA ParamProductionCell-PT-4-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ParamProductionCell-PT-4-CTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-14 08:07:02] [INFO ] Flatten gal took : 37 ms
[2023-03-14 08:07:02] [INFO ] Input system was already deterministic with 200 transitions.
Support contains 97 out of 210 places (down from 113) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 891 ms. (steps per millisecond=11 ) properties (out of 69) seen :65
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 200 rows 210 cols
[2023-03-14 08:07:03] [INFO ] Computed 40 place invariants in 11 ms
[2023-03-14 08:07:03] [INFO ] After 110ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-14 08:07:04] [INFO ] [Nat]Absence check using 24 positive place invariants in 12 ms returned sat
[2023-03-14 08:07:04] [INFO ] [Nat]Absence check using 24 positive and 16 generalized place invariants in 11 ms returned sat
[2023-03-14 08:07:04] [INFO ] After 130ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :0
Fused 3 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 3 atomic propositions for a total of 13 simplifications.
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 25 ms
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 28 ms
[2023-03-14 08:07:04] [INFO ] Input system was already deterministic with 200 transitions.
Support contains 90 out of 210 places (down from 92) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 206 transition count 196
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 206 transition count 196
Applied a total of 8 rules in 60 ms. Remains 206 /210 variables (removed 4) and now considering 196/200 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 60 ms. Remains : 206/210 places, 196/200 transitions.
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 24 ms
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 27 ms
[2023-03-14 08:07:04] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 206 transition count 196
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 206 transition count 196
Applied a total of 8 rules in 20 ms. Remains 206 /210 variables (removed 4) and now considering 196/200 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 206/210 places, 196/200 transitions.
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 23 ms
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 26 ms
[2023-03-14 08:07:04] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 206 transition count 196
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 206 transition count 196
Applied a total of 8 rules in 16 ms. Remains 206 /210 variables (removed 4) and now considering 196/200 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 206/210 places, 196/200 transitions.
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 20 ms
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 15 ms
[2023-03-14 08:07:04] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 0 with 16 rules applied. Total rules applied 16 place count 210 transition count 184
Reduce places removed 16 places and 0 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 32 place count 194 transition count 184
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 14 Pre rules applied. Total rules applied 32 place count 194 transition count 170
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 60 place count 180 transition count 170
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 64 place count 176 transition count 166
Iterating global reduction 2 with 4 rules applied. Total rules applied 68 place count 176 transition count 166
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 69 place count 176 transition count 165
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 70 place count 175 transition count 165
Performed 35 Post agglomeration using F-continuation condition.Transition count delta: 35
Deduced a syphon composed of 35 places in 1 ms
Reduce places removed 35 places and 0 transitions.
Iterating global reduction 4 with 70 rules applied. Total rules applied 140 place count 140 transition count 130
Applied a total of 140 rules in 43 ms. Remains 140 /210 variables (removed 70) and now considering 130/200 (removed 70) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 43 ms. Remains : 140/210 places, 130/200 transitions.
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 9 ms
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:04] [INFO ] Input system was already deterministic with 130 transitions.
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 206 transition count 196
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 206 transition count 196
Applied a total of 8 rules in 8 ms. Remains 206 /210 variables (removed 4) and now considering 196/200 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 206/210 places, 196/200 transitions.
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 11 ms
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 12 ms
[2023-03-14 08:07:04] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 207 transition count 197
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 207 transition count 197
Applied a total of 6 rules in 7 ms. Remains 207 /210 variables (removed 3) and now considering 197/200 (removed 3) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 207/210 places, 197/200 transitions.
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 12 ms
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 13 ms
[2023-03-14 08:07:04] [INFO ] Input system was already deterministic with 197 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 15 rules applied. Total rules applied 15 place count 210 transition count 185
Reduce places removed 15 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 16 rules applied. Total rules applied 31 place count 195 transition count 184
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 32 place count 194 transition count 184
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 11 Pre rules applied. Total rules applied 32 place count 194 transition count 173
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 22 rules applied. Total rules applied 54 place count 183 transition count 173
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 58 place count 179 transition count 169
Iterating global reduction 3 with 4 rules applied. Total rules applied 62 place count 179 transition count 169
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 1 rules applied. Total rules applied 63 place count 179 transition count 168
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 64 place count 178 transition count 168
Performed 31 Post agglomeration using F-continuation condition.Transition count delta: 31
Deduced a syphon composed of 31 places in 1 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 5 with 62 rules applied. Total rules applied 126 place count 147 transition count 137
Applied a total of 126 rules in 34 ms. Remains 147 /210 variables (removed 63) and now considering 137/200 (removed 63) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 34 ms. Remains : 147/210 places, 137/200 transitions.
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 9 ms
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 9 ms
[2023-03-14 08:07:04] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 210 transition count 193
Reduce places removed 7 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 9 rules applied. Total rules applied 16 place count 203 transition count 191
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 18 place count 201 transition count 191
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 12 Pre rules applied. Total rules applied 18 place count 201 transition count 179
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 42 place count 189 transition count 179
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 45 place count 186 transition count 176
Iterating global reduction 3 with 3 rules applied. Total rules applied 48 place count 186 transition count 176
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 1 rules applied. Total rules applied 49 place count 186 transition count 175
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 50 place count 185 transition count 175
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Deduced a syphon composed of 24 places in 0 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 5 with 48 rules applied. Total rules applied 98 place count 161 transition count 151
Applied a total of 98 rules in 35 ms. Remains 161 /210 variables (removed 49) and now considering 151/200 (removed 49) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 161/210 places, 151/200 transitions.
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 9 ms
[2023-03-14 08:07:04] [INFO ] Flatten gal took : 8 ms
[2023-03-14 08:07:05] [INFO ] Input system was already deterministic with 151 transitions.
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 206 transition count 196
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 206 transition count 196
Applied a total of 8 rules in 9 ms. Remains 206 /210 variables (removed 4) and now considering 196/200 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 206/210 places, 196/200 transitions.
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:05] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 207 transition count 197
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 207 transition count 197
Applied a total of 6 rules in 8 ms. Remains 207 /210 variables (removed 3) and now considering 197/200 (removed 3) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 207/210 places, 197/200 transitions.
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 17 ms
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:05] [INFO ] Input system was already deterministic with 197 transitions.
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 206 transition count 196
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 206 transition count 196
Applied a total of 8 rules in 8 ms. Remains 206 /210 variables (removed 4) and now considering 196/200 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 206/210 places, 196/200 transitions.
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 11 ms
[2023-03-14 08:07:05] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 207 transition count 197
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 207 transition count 197
Applied a total of 6 rules in 8 ms. Remains 207 /210 variables (removed 3) and now considering 197/200 (removed 3) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 207/210 places, 197/200 transitions.
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:05] [INFO ] Input system was already deterministic with 197 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 0 with 16 rules applied. Total rules applied 16 place count 210 transition count 184
Reduce places removed 16 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 17 rules applied. Total rules applied 33 place count 194 transition count 183
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 34 place count 193 transition count 183
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 12 Pre rules applied. Total rules applied 34 place count 193 transition count 171
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 58 place count 181 transition count 171
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 62 place count 177 transition count 167
Iterating global reduction 3 with 4 rules applied. Total rules applied 66 place count 177 transition count 167
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 1 rules applied. Total rules applied 67 place count 177 transition count 166
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 68 place count 176 transition count 166
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 0 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 5 with 66 rules applied. Total rules applied 134 place count 143 transition count 133
Applied a total of 134 rules in 37 ms. Remains 143 /210 variables (removed 67) and now considering 133/200 (removed 67) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 143/210 places, 133/200 transitions.
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 7 ms
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 7 ms
[2023-03-14 08:07:05] [INFO ] Input system was already deterministic with 133 transitions.
Starting structural reductions in LTL mode, iteration 0 : 210/210 places, 200/200 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 206 transition count 196
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 206 transition count 196
Applied a total of 8 rules in 9 ms. Remains 206 /210 variables (removed 4) and now considering 196/200 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 206/210 places, 196/200 transitions.
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 9 ms
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:05] [INFO ] Input system was already deterministic with 196 transitions.
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:05] [INFO ] Flatten gal took : 10 ms
[2023-03-14 08:07:05] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 4 ms.
[2023-03-14 08:07:05] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 210 places, 200 transitions and 717 arcs took 2 ms.
Total runtime 4635 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ParamProductionCell-PT-4
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
FORMULA ParamProductionCell-PT-4-CTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678781302796
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 7 (type EXCL) for 6 ParamProductionCell-PT-4-CTLCardinality-04
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 7 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-04
lola: result : false
lola: markings : 217
lola: fired transitions : 221
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ParamProductionCell-PT-4-CTLCardinality-05
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-05
lola: result : false
lola: markings : 87
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 23 (type EXCL) for 18 ParamProductionCell-PT-4-CTLCardinality-08
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 23 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-08
lola: result : false
lola: markings : 135928
lola: fired transitions : 389547
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 ParamProductionCell-PT-4-CTLCardinality-13
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-13
lola: result : false
lola: markings : 496804
lola: fired transitions : 1815467
lola: time used : 4.000000
lola: memory pages used : 3
lola: LAUNCH task # 35 (type EXCL) for 34 ParamProductionCell-PT-4-CTLCardinality-12
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-12
lola: result : true
lola: markings : 1066
lola: fired transitions : 1672
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 ParamProductionCell-PT-4-CTLCardinality-11
lola: time limit : 359 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 0/359 1/32 ParamProductionCell-PT-4-CTLCardinality-11 79658 m, 15931 m/sec, 183359 t fired, .
Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/359 5/32 ParamProductionCell-PT-4-CTLCardinality-11 991419 m, 182352 m/sec, 3030524 t fired, .
Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/359 8/32 ParamProductionCell-PT-4-CTLCardinality-11 1665844 m, 134885 m/sec, 5817945 t fired, .
Time elapsed: 15 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/359 11/32 ParamProductionCell-PT-4-CTLCardinality-11 2208058 m, 108442 m/sec, 8555131 t fired, .
Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/359 11/32 ParamProductionCell-PT-4-CTLCardinality-11 2277944 m, 13977 m/sec, 10965762 t fired, .
Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/359 11/32 ParamProductionCell-PT-4-CTLCardinality-11 2340894 m, 12590 m/sec, 13430964 t fired, .
Time elapsed: 30 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/359 11/32 ParamProductionCell-PT-4-CTLCardinality-11 2373589 m, 6539 m/sec, 15946463 t fired, .
Time elapsed: 35 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/359 11/32 ParamProductionCell-PT-4-CTLCardinality-11 2399699 m, 5222 m/sec, 18456965 t fired, .
Time elapsed: 40 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 32 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-11
lola: result : true
lola: markings : 2400139
lola: fired transitions : 19414752
lola: time used : 38.000000
lola: memory pages used : 11
lola: LAUNCH task # 29 (type EXCL) for 28 ParamProductionCell-PT-4-CTLCardinality-10
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-10
lola: result : true
lola: markings : 61
lola: fired transitions : 118
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ParamProductionCell-PT-4-CTLCardinality-07
lola: time limit : 444 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-10: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-11: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 2/444 3/32 ParamProductionCell-PT-4-CTLCardinality-07 512812 m, 102562 m/sec, 1705247 t fired, .
Time elapsed: 45 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 16 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-07
lola: result : true
lola: markings : 1087716
lola: fired transitions : 4170303
lola: time used : 7.000000
lola: memory pages used : 5
lola: LAUNCH task # 13 (type EXCL) for 12 ParamProductionCell-PT-4-CTLCardinality-06
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-06
lola: result : false
lola: markings : 5489
lola: fired transitions : 7185
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ParamProductionCell-PT-4-CTLCardinality-03
lola: time limit : 591 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-06: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-07: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-10: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-11: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 0/591 1/32 ParamProductionCell-PT-4-CTLCardinality-03 192689 m, 38537 m/sec, 500571 t fired, .
Time elapsed: 50 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 4 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-03
lola: result : true
lola: markings : 480841
lola: fired transitions : 1343796
lola: time used : 2.000000
lola: memory pages used : 3
lola: LAUNCH task # 44 (type EXCL) for 43 ParamProductionCell-PT-4-CTLCardinality-15
lola: time limit : 709 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-03: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-06: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-07: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-10: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-11: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 3/709 3/32 ParamProductionCell-PT-4-CTLCardinality-15 610599 m, 122119 m/sec, 1788914 t fired, .
Time elapsed: 55 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-03: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-06: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-07: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-10: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-11: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 8/709 7/32 ParamProductionCell-PT-4-CTLCardinality-15 1403523 m, 158584 m/sec, 4490689 t fired, .
Time elapsed: 60 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-03: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-06: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-07: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-10: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-11: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 1 0 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-15: AFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 13/709 10/32 ParamProductionCell-PT-4-CTLCardinality-15 2111069 m, 141509 m/sec, 7241940 t fired, .
Time elapsed: 65 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 44 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-15
lola: result : true
lola: markings : 2400139
lola: fired transitions : 9788711
lola: time used : 18.000000
lola: memory pages used : 11
lola: LAUNCH task # 21 (type EXCL) for 18 ParamProductionCell-PT-4-CTLCardinality-08
lola: time limit : 882 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-03: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-06: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-07: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-10: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-11: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-15: AFAG true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-08: DISJ 0 0 1 0 3 0 0 0
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-4-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 EFEG EXCL 0/882 1/32 ParamProductionCell-PT-4-CTLCardinality-08 12009 m, 2401 m/sec, 17410 t fired, .
Time elapsed: 70 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 21 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-08
lola: result : false
lola: markings : 12211
lola: fired transitions : 17695
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ParamProductionCell-PT-4-CTLCardinality-00
lola: time limit : 1176 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-00
lola: result : true
lola: markings : 429148
lola: fired transitions : 1344543
lola: time used : 3.000000
lola: memory pages used : 3
lola: LAUNCH task # 41 (type EXCL) for 40 ParamProductionCell-PT-4-CTLCardinality-14
lola: time limit : 1763 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-14
lola: result : false
lola: markings : 327854
lola: fired transitions : 1066666
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 26 (type EXCL) for 25 ParamProductionCell-PT-4-CTLCardinality-09
lola: time limit : 3526 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-03: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-06: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-07: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-08: DISJ false DISJ
ParamProductionCell-PT-4-CTLCardinality-10: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-11: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-14: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-15: AFAG true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-4-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 1/3526 1/32 ParamProductionCell-PT-4-CTLCardinality-09 213442 m, 42688 m/sec, 726881 t fired, .
Time elapsed: 75 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 26 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-09
lola: result : false
lola: markings : 308511
lola: fired transitions : 1300144
lola: time used : 2.000000
lola: memory pages used : 2
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-4-CTLCardinality-00: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-03: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-04: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-05: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-06: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-07: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-08: DISJ false DISJ
ParamProductionCell-PT-4-CTLCardinality-09: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-10: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-11: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-12: CTL true CTL model checker
ParamProductionCell-PT-4-CTLCardinality-13: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-14: CTL false CTL model checker
ParamProductionCell-PT-4-CTLCardinality-15: AFAG true CTL model checker
Time elapsed: 76 secs. Pages in use: 11
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-4"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ParamProductionCell-PT-4, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863538200393"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-4.tgz
mv ParamProductionCell-PT-4 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;