Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r263-smll-167863538100370.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ParamProductionCell-PT-1, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863538100370
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 728K
-rw-r--r-- 1 mcc users 7.6K Feb 26 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 26 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 17:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 26 17:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.8K Feb 25 16:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 16:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 16:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Feb 26 17:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 185K Feb 26 17:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 87K Feb 26 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 16:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 174K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-00
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-01
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-02
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-03
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-04
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-05
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-06
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-07
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-08
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-09
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-10
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-11
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-12
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-13
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-14
FORMULA_NAME ParamProductionCell-PT-1-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678780261273

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ParamProductionCell-PT-1
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 07:51:03] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-14 07:51:03] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 07:51:03] [INFO ] Load time of PNML (sax parser for PT used): 105 ms
[2023-03-14 07:51:03] [INFO ] Transformed 231 places.
[2023-03-14 07:51:03] [INFO ] Transformed 202 transitions.
[2023-03-14 07:51:03] [INFO ] Found NUPN structural information;
[2023-03-14 07:51:03] [INFO ] Parsed PT model containing 231 places and 202 transitions and 846 arcs in 199 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
Support contains 118 out of 231 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 231/231 places, 202/202 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 227 transition count 198
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 227 transition count 198
Applied a total of 8 rules in 42 ms. Remains 227 /231 variables (removed 4) and now considering 198/202 (removed 4) transitions.
// Phase 1: matrix 198 rows 227 cols
[2023-03-14 07:51:04] [INFO ] Computed 59 place invariants in 30 ms
[2023-03-14 07:51:04] [INFO ] Implicit Places using invariants in 455 ms returned [1, 15, 16, 19, 36, 46, 47, 59, 73, 79, 114, 118, 192]
Discarding 13 places :
Implicit Place search using SMT only with invariants took 504 ms to find 13 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 214/231 places, 198/202 transitions.
Applied a total of 0 rules in 8 ms. Remains 214 /214 variables (removed 0) and now considering 198/198 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 556 ms. Remains : 214/231 places, 198/202 transitions.
Support contains 118 out of 214 places after structural reductions.
[2023-03-14 07:51:04] [INFO ] Flatten gal took : 59 ms
[2023-03-14 07:51:04] [INFO ] Flatten gal took : 26 ms
[2023-03-14 07:51:04] [INFO ] Input system was already deterministic with 198 transitions.
Support contains 117 out of 214 places (down from 118) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 751 ms. (steps per millisecond=13 ) properties (out of 73) seen :52
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=24 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 21) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 20) seen :0
Running SMT prover for 20 properties.
// Phase 1: matrix 198 rows 214 cols
[2023-03-14 07:51:06] [INFO ] Computed 46 place invariants in 6 ms
[2023-03-14 07:51:06] [INFO ] [Real]Absence check using 27 positive place invariants in 12 ms returned sat
[2023-03-14 07:51:06] [INFO ] [Real]Absence check using 27 positive and 19 generalized place invariants in 27 ms returned sat
[2023-03-14 07:51:06] [INFO ] After 426ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:20
[2023-03-14 07:51:07] [INFO ] [Nat]Absence check using 27 positive place invariants in 13 ms returned sat
[2023-03-14 07:51:07] [INFO ] [Nat]Absence check using 27 positive and 19 generalized place invariants in 26 ms returned sat
[2023-03-14 07:51:07] [INFO ] After 266ms SMT Verify possible using state equation in natural domain returned unsat :8 sat :12
[2023-03-14 07:51:07] [INFO ] State equation strengthened by 68 read => feed constraints.
[2023-03-14 07:51:07] [INFO ] After 238ms SMT Verify possible using 68 Read/Feed constraints in natural domain returned unsat :8 sat :12
[2023-03-14 07:51:07] [INFO ] Deduced a trap composed of 7 places in 124 ms of which 10 ms to minimize.
[2023-03-14 07:51:07] [INFO ] Deduced a trap composed of 5 places in 111 ms of which 1 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 24 places in 120 ms of which 1 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 8 places in 93 ms of which 2 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 45 places in 97 ms of which 0 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 10 places in 92 ms of which 1 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 5 places in 85 ms of which 0 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 55 places in 93 ms of which 1 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 18 places in 88 ms of which 1 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 46 places in 84 ms of which 1 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 35 places in 91 ms of which 1 ms to minimize.
[2023-03-14 07:51:08] [INFO ] Deduced a trap composed of 32 places in 78 ms of which 1 ms to minimize.
[2023-03-14 07:51:09] [INFO ] Deduced a trap composed of 6 places in 74 ms of which 0 ms to minimize.
[2023-03-14 07:51:09] [INFO ] Deduced a trap composed of 75 places in 82 ms of which 1 ms to minimize.
[2023-03-14 07:51:09] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 14 trap constraints in 1514 ms
[2023-03-14 07:51:09] [INFO ] Deduced a trap composed of 49 places in 77 ms of which 0 ms to minimize.
[2023-03-14 07:51:09] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 94 ms
[2023-03-14 07:51:09] [INFO ] Deduced a trap composed of 45 places in 73 ms of which 1 ms to minimize.
[2023-03-14 07:51:09] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 87 ms
[2023-03-14 07:51:09] [INFO ] Deduced a trap composed of 7 places in 81 ms of which 1 ms to minimize.
[2023-03-14 07:51:09] [INFO ] Deduced a trap composed of 40 places in 75 ms of which 1 ms to minimize.
[2023-03-14 07:51:09] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 2 trap constraints in 182 ms
[2023-03-14 07:51:09] [INFO ] Deduced a trap composed of 49 places in 59 ms of which 4 ms to minimize.
[2023-03-14 07:51:09] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 70 ms
[2023-03-14 07:51:09] [INFO ] After 2275ms SMT Verify possible using trap constraints in natural domain returned unsat :20 sat :0
[2023-03-14 07:51:09] [INFO ] After 2884ms SMT Verify possible using all constraints in natural domain returned unsat :20 sat :0
Fused 20 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 20 atomic propositions for a total of 16 simplifications.
[2023-03-14 07:51:09] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-14 07:51:09] [INFO ] Flatten gal took : 19 ms
[2023-03-14 07:51:09] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
FORMULA ParamProductionCell-PT-1-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ParamProductionCell-PT-1-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ParamProductionCell-PT-1-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-14 07:51:09] [INFO ] Flatten gal took : 20 ms
[2023-03-14 07:51:09] [INFO ] Input system was already deterministic with 198 transitions.
Support contains 69 out of 214 places (down from 86) after GAL structural reductions.
FORMULA ParamProductionCell-PT-1-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 214 transition count 191
Reduce places removed 7 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 8 rules applied. Total rules applied 15 place count 207 transition count 190
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 16 place count 206 transition count 190
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 17 Pre rules applied. Total rules applied 16 place count 206 transition count 173
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 3 with 34 rules applied. Total rules applied 50 place count 189 transition count 173
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 52 place count 187 transition count 171
Iterating global reduction 3 with 2 rules applied. Total rules applied 54 place count 187 transition count 171
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 1 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 3 with 34 rules applied. Total rules applied 88 place count 170 transition count 154
Applied a total of 88 rules in 79 ms. Remains 170 /214 variables (removed 44) and now considering 154/198 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 80 ms. Remains : 170/214 places, 154/198 transitions.
[2023-03-14 07:51:09] [INFO ] Flatten gal took : 13 ms
[2023-03-14 07:51:09] [INFO ] Flatten gal took : 14 ms
[2023-03-14 07:51:09] [INFO ] Input system was already deterministic with 154 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 214 transition count 188
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 20 place count 204 transition count 188
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 16 Pre rules applied. Total rules applied 20 place count 204 transition count 172
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 52 place count 188 transition count 172
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 54 place count 186 transition count 170
Iterating global reduction 2 with 2 rules applied. Total rules applied 56 place count 186 transition count 170
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 2 with 38 rules applied. Total rules applied 94 place count 167 transition count 151
Applied a total of 94 rules in 42 ms. Remains 167 /214 variables (removed 47) and now considering 151/198 (removed 47) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 43 ms. Remains : 167/214 places, 151/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 16 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 15 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 151 transitions.
Starting structural reductions in LTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 212 transition count 196
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 212 transition count 196
Applied a total of 4 rules in 9 ms. Remains 212 /214 variables (removed 2) and now considering 196/198 (removed 2) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 212/214 places, 196/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 15 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 16 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 212 transition count 196
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 212 transition count 196
Applied a total of 4 rules in 9 ms. Remains 212 /214 variables (removed 2) and now considering 196/198 (removed 2) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 212/214 places, 196/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 13 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 14 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 214 transition count 188
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 20 place count 204 transition count 188
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 16 Pre rules applied. Total rules applied 20 place count 204 transition count 172
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 52 place count 188 transition count 172
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 54 place count 186 transition count 170
Iterating global reduction 2 with 2 rules applied. Total rules applied 56 place count 186 transition count 170
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Deduced a syphon composed of 19 places in 1 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 2 with 38 rules applied. Total rules applied 94 place count 167 transition count 151
Applied a total of 94 rules in 31 ms. Remains 167 /214 variables (removed 47) and now considering 151/198 (removed 47) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 167/214 places, 151/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 10 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 14 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 151 transitions.
Starting structural reductions in LTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 212 transition count 196
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 212 transition count 196
Applied a total of 4 rules in 9 ms. Remains 212 /214 variables (removed 2) and now considering 196/198 (removed 2) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 212/214 places, 196/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 12 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 14 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 214 transition count 188
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 20 place count 204 transition count 188
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 15 Pre rules applied. Total rules applied 20 place count 204 transition count 173
Deduced a syphon composed of 15 places in 1 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 2 with 30 rules applied. Total rules applied 50 place count 189 transition count 173
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 52 place count 187 transition count 171
Iterating global reduction 2 with 2 rules applied. Total rules applied 54 place count 187 transition count 171
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 1 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 2 with 30 rules applied. Total rules applied 84 place count 172 transition count 156
Applied a total of 84 rules in 33 ms. Remains 172 /214 variables (removed 42) and now considering 156/198 (removed 42) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 172/214 places, 156/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 10 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 11 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 156 transitions.
Starting structural reductions in LTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 212 transition count 196
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 212 transition count 196
Applied a total of 4 rules in 8 ms. Remains 212 /214 variables (removed 2) and now considering 196/198 (removed 2) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 212/214 places, 196/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 10 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 11 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 212 transition count 196
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 212 transition count 196
Applied a total of 4 rules in 8 ms. Remains 212 /214 variables (removed 2) and now considering 196/198 (removed 2) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 212/214 places, 196/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 10 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 11 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 212 transition count 196
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 212 transition count 196
Applied a total of 4 rules in 8 ms. Remains 212 /214 variables (removed 2) and now considering 196/198 (removed 2) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 212/214 places, 196/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 10 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 11 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 212 transition count 196
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 212 transition count 196
Applied a total of 4 rules in 8 ms. Remains 212 /214 variables (removed 2) and now considering 196/198 (removed 2) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 212/214 places, 196/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 10 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 11 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 214/214 places, 198/198 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 212 transition count 196
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 212 transition count 196
Applied a total of 4 rules in 8 ms. Remains 212 /214 variables (removed 2) and now considering 196/198 (removed 2) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 212/214 places, 196/198 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 10 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 11 ms
[2023-03-14 07:51:10] [INFO ] Input system was already deterministic with 196 transitions.
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 12 ms
[2023-03-14 07:51:10] [INFO ] Flatten gal took : 12 ms
[2023-03-14 07:51:10] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-14 07:51:10] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 214 places, 198 transitions and 786 arcs took 2 ms.
Total runtime 7156 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ParamProductionCell-PT-1
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA ParamProductionCell-PT-1-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-1-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678780274200

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 26 (type EXCL) for 25 ParamProductionCell-PT-1-CTLFireability-09
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 26 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-09
lola: result : true
lola: markings : 3972
lola: fired transitions : 15638
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 ParamProductionCell-PT-1-CTLFireability-10
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 29 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-10
lola: result : false
lola: markings : 25632
lola: fired transitions : 447828
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 ParamProductionCell-PT-1-CTLFireability-14
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-14
lola: result : true
lola: markings : 1060
lola: fired transitions : 2990
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 ParamProductionCell-PT-1-CTLFireability-13
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-13
lola: result : true
lola: markings : 25632
lola: fired transitions : 218617
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 ParamProductionCell-PT-1-CTLFireability-11
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-11
lola: result : false
lola: markings : 25632
lola: fired transitions : 260611
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 15 ParamProductionCell-PT-1-CTLFireability-05
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-05
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ParamProductionCell-PT-1-CTLFireability-03
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-03
lola: result : true
lola: markings : 25632
lola: fired transitions : 96722
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 ParamProductionCell-PT-1-CTLFireability-02
lola: time limit : 599 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-02
lola: result : false
lola: markings : 25632
lola: fired transitions : 122478
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 3 ParamProductionCell-PT-1-CTLFireability-01
lola: time limit : 719 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-01
lola: result : false
lola: markings : 224
lola: fired transitions : 464
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ParamProductionCell-PT-1-CTLFireability-04
lola: time limit : 899 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-04
lola: result : false
lola: markings : 204
lola: fired transitions : 409
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 ParamProductionCell-PT-1-CTLFireability-05
lola: time limit : 1199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-05
lola: result : true
lola: markings : 331
lola: fired transitions : 851
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 ParamProductionCell-PT-1-CTLFireability-06
lola: time limit : 1798 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-06
lola: result : true
lola: markings : 210
lola: fired transitions : 422
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ParamProductionCell-PT-1-CTLFireability-00
lola: time limit : 3597 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ParamProductionCell-PT-1-CTLFireability-00
lola: result : false
lola: markings : 849
lola: fired transitions : 2712
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-1-CTLFireability-00: CTL false CTL model checker
ParamProductionCell-PT-1-CTLFireability-01: AGAF true state space /EFEG
ParamProductionCell-PT-1-CTLFireability-02: CTL false CTL model checker
ParamProductionCell-PT-1-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-1-CTLFireability-04: AFAG false CTL model checker
ParamProductionCell-PT-1-CTLFireability-05: CONJ true CONJ
ParamProductionCell-PT-1-CTLFireability-06: CTL true CTL model checker
ParamProductionCell-PT-1-CTLFireability-09: CTL true CTL model checker
ParamProductionCell-PT-1-CTLFireability-10: CTL false CTL model checker
ParamProductionCell-PT-1-CTLFireability-11: CTL false CTL model checker
ParamProductionCell-PT-1-CTLFireability-13: CTL true CTL model checker
ParamProductionCell-PT-1-CTLFireability-14: CTL true CTL model checker


Time elapsed: 3 secs. Pages in use: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-1"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ParamProductionCell-PT-1, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863538100370"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-1.tgz
mv ParamProductionCell-PT-1 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;