About the Execution of LoLa+red for NoC3x3-PT-6A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2726.300 | 696806.00 | 734208.00 | 2044.90 | TF?TTFTT?TTT???T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r263-smll-167863538100306.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is NoC3x3-PT-6A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863538100306
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 736K
-rw-r--r-- 1 mcc users 7.5K Feb 26 10:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 10:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 26 09:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 26 09:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.8K Feb 26 10:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 104K Feb 26 10:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 26 10:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 10:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 297K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-00
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-01
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-02
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-03
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-04
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-05
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-06
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-07
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-08
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-09
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-10
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-11
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-12
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-13
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-14
FORMULA_NAME NoC3x3-PT-6A-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678762700426
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=NoC3x3-PT-6A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 02:58:23] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-14 02:58:23] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 02:58:24] [INFO ] Load time of PNML (sax parser for PT used): 239 ms
[2023-03-14 02:58:24] [INFO ] Transformed 512 places.
[2023-03-14 02:58:24] [INFO ] Transformed 1117 transitions.
[2023-03-14 02:58:24] [INFO ] Found NUPN structural information;
[2023-03-14 02:58:24] [INFO ] Parsed PT model containing 512 places and 1117 transitions and 4279 arcs in 406 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 24 ms.
Support contains 180 out of 512 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 512/512 places, 1117/1117 transitions.
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 37 place count 475 transition count 988
Iterating global reduction 0 with 37 rules applied. Total rules applied 74 place count 475 transition count 988
Applied a total of 74 rules in 131 ms. Remains 475 /512 variables (removed 37) and now considering 988/1117 (removed 129) transitions.
[2023-03-14 02:58:24] [INFO ] Flow matrix only has 957 transitions (discarded 31 similar events)
// Phase 1: matrix 957 rows 475 cols
[2023-03-14 02:58:24] [INFO ] Computed 66 place invariants in 38 ms
[2023-03-14 02:58:25] [INFO ] Implicit Places using invariants in 900 ms returned []
[2023-03-14 02:58:25] [INFO ] Flow matrix only has 957 transitions (discarded 31 similar events)
[2023-03-14 02:58:25] [INFO ] Invariant cache hit.
[2023-03-14 02:58:26] [INFO ] State equation strengthened by 41 read => feed constraints.
[2023-03-14 02:58:26] [INFO ] Implicit Places using invariants and state equation in 1502 ms returned [99, 141, 210, 306, 361]
Discarding 5 places :
Implicit Place search using SMT with State Equation took 2469 ms to find 5 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 470/512 places, 988/1117 transitions.
Applied a total of 0 rules in 31 ms. Remains 470 /470 variables (removed 0) and now considering 988/988 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2633 ms. Remains : 470/512 places, 988/1117 transitions.
Support contains 180 out of 470 places after structural reductions.
[2023-03-14 02:58:27] [INFO ] Flatten gal took : 260 ms
[2023-03-14 02:58:27] [INFO ] Flatten gal took : 166 ms
[2023-03-14 02:58:28] [INFO ] Input system was already deterministic with 988 transitions.
Support contains 178 out of 470 places (down from 180) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 26 resets, run finished after 766 ms. (steps per millisecond=13 ) properties (out of 85) seen :70
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Running SMT prover for 15 properties.
[2023-03-14 02:58:29] [INFO ] Flow matrix only has 957 transitions (discarded 31 similar events)
// Phase 1: matrix 957 rows 470 cols
[2023-03-14 02:58:29] [INFO ] Computed 61 place invariants in 10 ms
[2023-03-14 02:58:29] [INFO ] [Real]Absence check using 61 positive place invariants in 36 ms returned sat
[2023-03-14 02:58:29] [INFO ] After 554ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-03-14 02:58:30] [INFO ] [Nat]Absence check using 61 positive place invariants in 35 ms returned sat
[2023-03-14 02:58:32] [INFO ] After 1999ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-03-14 02:58:32] [INFO ] State equation strengthened by 27 read => feed constraints.
[2023-03-14 02:58:34] [INFO ] After 2075ms SMT Verify possible using 27 Read/Feed constraints in natural domain returned unsat :0 sat :15
[2023-03-14 02:58:36] [INFO ] After 4540ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 1924 ms.
[2023-03-14 02:58:38] [INFO ] After 9153ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Parikh walk visited 0 properties in 810 ms.
Support contains 49 out of 470 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 439 transition count 846
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 439 transition count 846
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 1 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 0 with 20 rules applied. Total rules applied 82 place count 429 transition count 836
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 88 place count 426 transition count 861
Free-agglomeration rule applied 25 times.
Iterating global reduction 0 with 25 rules applied. Total rules applied 113 place count 426 transition count 836
Reduce places removed 25 places and 0 transitions.
Iterating post reduction 0 with 25 rules applied. Total rules applied 138 place count 401 transition count 836
Applied a total of 138 rules in 225 ms. Remains 401 /470 variables (removed 69) and now considering 836/988 (removed 152) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 226 ms. Remains : 401/470 places, 836/988 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 589 ms. (steps per millisecond=16 ) properties (out of 15) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 14) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 13) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 11) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-14 02:58:40] [INFO ] Flow matrix only has 830 transitions (discarded 6 similar events)
// Phase 1: matrix 830 rows 401 cols
[2023-03-14 02:58:40] [INFO ] Computed 61 place invariants in 8 ms
[2023-03-14 02:58:41] [INFO ] [Real]Absence check using 61 positive place invariants in 26 ms returned sat
[2023-03-14 02:58:41] [INFO ] After 272ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-14 02:58:41] [INFO ] [Nat]Absence check using 61 positive place invariants in 24 ms returned sat
[2023-03-14 02:58:42] [INFO ] After 1329ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-14 02:58:42] [INFO ] State equation strengthened by 39 read => feed constraints.
[2023-03-14 02:58:43] [INFO ] After 950ms SMT Verify possible using 39 Read/Feed constraints in natural domain returned unsat :0 sat :7
[2023-03-14 02:58:44] [INFO ] After 1943ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :7
Attempting to minimize the solution found.
Minimization took 616 ms.
[2023-03-14 02:58:45] [INFO ] After 4197ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :7
Parikh walk visited 0 properties in 183 ms.
Support contains 24 out of 401 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 401/401 places, 836/836 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 394 transition count 801
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 394 transition count 801
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 18 place count 392 transition count 799
Applied a total of 18 rules in 98 ms. Remains 392 /401 variables (removed 9) and now considering 799/836 (removed 37) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 99 ms. Remains : 392/401 places, 799/836 transitions.
Incomplete random walk after 10000 steps, including 4 resets, run finished after 427 ms. (steps per millisecond=23 ) properties (out of 7) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
// Phase 1: matrix 799 rows 392 cols
[2023-03-14 02:58:46] [INFO ] Computed 61 place invariants in 3 ms
[2023-03-14 02:58:46] [INFO ] [Real]Absence check using 61 positive place invariants in 16 ms returned sat
[2023-03-14 02:58:46] [INFO ] After 139ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-14 02:58:46] [INFO ] [Nat]Absence check using 61 positive place invariants in 18 ms returned sat
[2023-03-14 02:58:47] [INFO ] After 772ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-14 02:58:47] [INFO ] State equation strengthened by 39 read => feed constraints.
[2023-03-14 02:58:47] [INFO ] After 496ms SMT Verify possible using 39 Read/Feed constraints in natural domain returned unsat :0 sat :4
[2023-03-14 02:58:48] [INFO ] After 1088ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 568 ms.
[2023-03-14 02:58:49] [INFO ] After 2579ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 64 ms.
Support contains 14 out of 392 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 392/392 places, 799/799 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 390 transition count 790
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 390 transition count 790
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 389 transition count 789
Applied a total of 6 rules in 68 ms. Remains 389 /392 variables (removed 3) and now considering 789/799 (removed 10) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 69 ms. Remains : 389/392 places, 789/799 transitions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 232 ms. (steps per millisecond=43 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 108598 steps, run timeout after 3001 ms. (steps per millisecond=36 ) properties seen :{}
Probabilistic random walk after 108598 steps, saw 93709 distinct states, run finished after 3009 ms. (steps per millisecond=36 ) properties seen :0
Running SMT prover for 4 properties.
// Phase 1: matrix 789 rows 389 cols
[2023-03-14 02:58:52] [INFO ] Computed 61 place invariants in 5 ms
[2023-03-14 02:58:52] [INFO ] [Real]Absence check using 61 positive place invariants in 22 ms returned sat
[2023-03-14 02:58:52] [INFO ] After 164ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-14 02:58:53] [INFO ] [Nat]Absence check using 61 positive place invariants in 33 ms returned sat
[2023-03-14 02:58:54] [INFO ] After 960ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-14 02:58:54] [INFO ] State equation strengthened by 40 read => feed constraints.
[2023-03-14 02:58:54] [INFO ] After 642ms SMT Verify possible using 40 Read/Feed constraints in natural domain returned unsat :0 sat :4
[2023-03-14 02:58:55] [INFO ] After 1136ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 361 ms.
[2023-03-14 02:58:55] [INFO ] After 2698ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 75 ms.
Support contains 14 out of 389 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 389/389 places, 789/789 transitions.
Applied a total of 0 rules in 41 ms. Remains 389 /389 variables (removed 0) and now considering 789/789 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 41 ms. Remains : 389/389 places, 789/789 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 389/389 places, 789/789 transitions.
Applied a total of 0 rules in 29 ms. Remains 389 /389 variables (removed 0) and now considering 789/789 (removed 0) transitions.
[2023-03-14 02:58:55] [INFO ] Invariant cache hit.
[2023-03-14 02:58:56] [INFO ] Implicit Places using invariants in 640 ms returned [10, 42, 326, 373]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 643 ms to find 4 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 385/389 places, 789/789 transitions.
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 2 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 0 with 20 rules applied. Total rules applied 20 place count 375 transition count 779
Applied a total of 20 rules in 44 ms. Remains 375 /385 variables (removed 10) and now considering 779/789 (removed 10) transitions.
// Phase 1: matrix 779 rows 375 cols
[2023-03-14 02:58:56] [INFO ] Computed 57 place invariants in 6 ms
[2023-03-14 02:58:56] [INFO ] Implicit Places using invariants in 423 ms returned []
[2023-03-14 02:58:56] [INFO ] Invariant cache hit.
[2023-03-14 02:58:57] [INFO ] State equation strengthened by 40 read => feed constraints.
[2023-03-14 02:58:57] [INFO ] Implicit Places using invariants and state equation in 1173 ms returned []
Implicit Place search using SMT with State Equation took 1602 ms to find 0 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 2 : 375/389 places, 779/789 transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 2319 ms. Remains : 375/389 places, 779/789 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 378 ms. (steps per millisecond=26 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 121538 steps, run timeout after 3001 ms. (steps per millisecond=40 ) properties seen :{}
Probabilistic random walk after 121538 steps, saw 103221 distinct states, run finished after 3001 ms. (steps per millisecond=40 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-14 02:59:01] [INFO ] Invariant cache hit.
[2023-03-14 02:59:01] [INFO ] [Real]Absence check using 57 positive place invariants in 22 ms returned sat
[2023-03-14 02:59:01] [INFO ] After 167ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-14 02:59:01] [INFO ] [Nat]Absence check using 57 positive place invariants in 24 ms returned sat
[2023-03-14 02:59:02] [INFO ] After 768ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-14 02:59:02] [INFO ] State equation strengthened by 40 read => feed constraints.
[2023-03-14 02:59:03] [INFO ] After 547ms SMT Verify possible using 40 Read/Feed constraints in natural domain returned unsat :0 sat :4
[2023-03-14 02:59:03] [INFO ] Deduced a trap composed of 15 places in 62 ms of which 2 ms to minimize.
[2023-03-14 02:59:03] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 142 ms
[2023-03-14 02:59:03] [INFO ] After 1128ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 589 ms.
[2023-03-14 02:59:04] [INFO ] After 2678ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 112 ms.
Support contains 14 out of 375 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 375/375 places, 779/779 transitions.
Applied a total of 0 rules in 23 ms. Remains 375 /375 variables (removed 0) and now considering 779/779 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 23 ms. Remains : 375/375 places, 779/779 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 375/375 places, 779/779 transitions.
Applied a total of 0 rules in 23 ms. Remains 375 /375 variables (removed 0) and now considering 779/779 (removed 0) transitions.
[2023-03-14 02:59:04] [INFO ] Invariant cache hit.
[2023-03-14 02:59:04] [INFO ] Implicit Places using invariants in 451 ms returned []
[2023-03-14 02:59:04] [INFO ] Invariant cache hit.
[2023-03-14 02:59:05] [INFO ] State equation strengthened by 40 read => feed constraints.
[2023-03-14 02:59:06] [INFO ] Implicit Places using invariants and state equation in 1241 ms returned []
Implicit Place search using SMT with State Equation took 1697 ms to find 0 implicit places.
[2023-03-14 02:59:06] [INFO ] Redundant transitions in 86 ms returned []
[2023-03-14 02:59:06] [INFO ] Invariant cache hit.
[2023-03-14 02:59:07] [INFO ] Dead Transitions using invariants and state equation in 688 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2506 ms. Remains : 375/375 places, 779/779 transitions.
Partial Free-agglomeration rule applied 5 times.
Drop transitions removed 5 transitions
Iterating global reduction 0 with 5 rules applied. Total rules applied 5 place count 375 transition count 779
Applied a total of 5 rules in 37 ms. Remains 375 /375 variables (removed 0) and now considering 779/779 (removed 0) transitions.
Running SMT prover for 4 properties.
// Phase 1: matrix 779 rows 375 cols
[2023-03-14 02:59:07] [INFO ] Computed 57 place invariants in 5 ms
[2023-03-14 02:59:07] [INFO ] [Real]Absence check using 57 positive place invariants in 28 ms returned sat
[2023-03-14 02:59:07] [INFO ] After 195ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-14 02:59:07] [INFO ] [Nat]Absence check using 57 positive place invariants in 27 ms returned sat
[2023-03-14 02:59:08] [INFO ] After 851ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-14 02:59:08] [INFO ] After 1310ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 328 ms.
[2023-03-14 02:59:09] [INFO ] After 1861ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
[2023-03-14 02:59:09] [INFO ] Flatten gal took : 111 ms
[2023-03-14 02:59:09] [INFO ] Flatten gal took : 104 ms
[2023-03-14 02:59:09] [INFO ] Input system was already deterministic with 988 transitions.
Computed a total of 5 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 427 transition count 790
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 427 transition count 790
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 0 with 28 rules applied. Total rules applied 114 place count 413 transition count 776
Applied a total of 114 rules in 65 ms. Remains 413 /470 variables (removed 57) and now considering 776/988 (removed 212) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 65 ms. Remains : 413/470 places, 776/988 transitions.
[2023-03-14 02:59:09] [INFO ] Flatten gal took : 54 ms
[2023-03-14 02:59:09] [INFO ] Flatten gal took : 55 ms
[2023-03-14 02:59:09] [INFO ] Input system was already deterministic with 776 transitions.
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 428 transition count 799
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 428 transition count 799
Applied a total of 84 rules in 16 ms. Remains 428 /470 variables (removed 42) and now considering 799/988 (removed 189) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 428/470 places, 799/988 transitions.
[2023-03-14 02:59:09] [INFO ] Flatten gal took : 52 ms
[2023-03-14 02:59:10] [INFO ] Flatten gal took : 55 ms
[2023-03-14 02:59:10] [INFO ] Input system was already deterministic with 799 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 434 transition count 826
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 434 transition count 826
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 0 with 20 rules applied. Total rules applied 92 place count 424 transition count 816
Applied a total of 92 rules in 52 ms. Remains 424 /470 variables (removed 46) and now considering 816/988 (removed 172) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 53 ms. Remains : 424/470 places, 816/988 transitions.
[2023-03-14 02:59:10] [INFO ] Flatten gal took : 54 ms
[2023-03-14 02:59:10] [INFO ] Flatten gal took : 70 ms
[2023-03-14 02:59:10] [INFO ] Input system was already deterministic with 816 transitions.
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 429 transition count 802
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 429 transition count 802
Applied a total of 82 rules in 9 ms. Remains 429 /470 variables (removed 41) and now considering 802/988 (removed 186) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 429/470 places, 802/988 transitions.
[2023-03-14 02:59:10] [INFO ] Flatten gal took : 34 ms
[2023-03-14 02:59:10] [INFO ] Flatten gal took : 34 ms
[2023-03-14 02:59:10] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 428 transition count 796
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 428 transition count 796
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 0 with 24 rules applied. Total rules applied 108 place count 416 transition count 784
Applied a total of 108 rules in 31 ms. Remains 416 /470 variables (removed 54) and now considering 784/988 (removed 204) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 416/470 places, 784/988 transitions.
[2023-03-14 02:59:10] [INFO ] Flatten gal took : 26 ms
[2023-03-14 02:59:10] [INFO ] Flatten gal took : 29 ms
[2023-03-14 02:59:10] [INFO ] Input system was already deterministic with 784 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 37 place count 433 transition count 819
Iterating global reduction 0 with 37 rules applied. Total rules applied 74 place count 433 transition count 819
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 96 place count 422 transition count 808
Applied a total of 96 rules in 40 ms. Remains 422 /470 variables (removed 48) and now considering 808/988 (removed 180) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 40 ms. Remains : 422/470 places, 808/988 transitions.
[2023-03-14 02:59:10] [INFO ] Flatten gal took : 50 ms
[2023-03-14 02:59:10] [INFO ] Flatten gal took : 49 ms
[2023-03-14 02:59:11] [INFO ] Input system was already deterministic with 808 transitions.
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 428 transition count 795
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 428 transition count 795
Applied a total of 84 rules in 18 ms. Remains 428 /470 variables (removed 42) and now considering 795/988 (removed 193) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 428/470 places, 795/988 transitions.
[2023-03-14 02:59:11] [INFO ] Flatten gal took : 48 ms
[2023-03-14 02:59:11] [INFO ] Flatten gal took : 52 ms
[2023-03-14 02:59:11] [INFO ] Input system was already deterministic with 795 transitions.
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 434 transition count 821
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 434 transition count 821
Applied a total of 72 rules in 31 ms. Remains 434 /470 variables (removed 36) and now considering 821/988 (removed 167) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 434/470 places, 821/988 transitions.
[2023-03-14 02:59:11] [INFO ] Flatten gal took : 45 ms
[2023-03-14 02:59:11] [INFO ] Flatten gal took : 43 ms
[2023-03-14 02:59:11] [INFO ] Input system was already deterministic with 821 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 465 transition count 987
Discarding 44 places :
Symmetric choice reduction at 1 with 44 rule applications. Total rules 48 place count 421 transition count 786
Iterating global reduction 1 with 44 rules applied. Total rules applied 92 place count 421 transition count 786
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Deduced a syphon composed of 24 places in 0 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 1 with 48 rules applied. Total rules applied 140 place count 397 transition count 762
Applied a total of 140 rules in 50 ms. Remains 397 /470 variables (removed 73) and now considering 762/988 (removed 226) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 51 ms. Remains : 397/470 places, 762/988 transitions.
[2023-03-14 02:59:11] [INFO ] Flatten gal took : 32 ms
[2023-03-14 02:59:11] [INFO ] Flatten gal took : 34 ms
[2023-03-14 02:59:11] [INFO ] Input system was already deterministic with 762 transitions.
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 427 transition count 793
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 427 transition count 793
Applied a total of 86 rules in 14 ms. Remains 427 /470 variables (removed 43) and now considering 793/988 (removed 195) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 427/470 places, 793/988 transitions.
[2023-03-14 02:59:11] [INFO ] Flatten gal took : 33 ms
[2023-03-14 02:59:11] [INFO ] Flatten gal took : 37 ms
[2023-03-14 02:59:11] [INFO ] Input system was already deterministic with 793 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 427 transition count 791
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 427 transition count 791
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 0 with 26 rules applied. Total rules applied 112 place count 414 transition count 778
Applied a total of 112 rules in 55 ms. Remains 414 /470 variables (removed 56) and now considering 778/988 (removed 210) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 55 ms. Remains : 414/470 places, 778/988 transitions.
[2023-03-14 02:59:11] [INFO ] Flatten gal took : 31 ms
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 34 ms
[2023-03-14 02:59:12] [INFO ] Input system was already deterministic with 778 transitions.
Finished random walk after 70 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=70 )
FORMULA NoC3x3-PT-6A-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 430 transition count 805
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 430 transition count 805
Applied a total of 80 rules in 13 ms. Remains 430 /470 variables (removed 40) and now considering 805/988 (removed 183) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 430/470 places, 805/988 transitions.
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 31 ms
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 35 ms
[2023-03-14 02:59:12] [INFO ] Input system was already deterministic with 805 transitions.
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 431 transition count 811
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 431 transition count 811
Applied a total of 78 rules in 15 ms. Remains 431 /470 variables (removed 39) and now considering 811/988 (removed 177) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 431/470 places, 811/988 transitions.
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 34 ms
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 36 ms
[2023-03-14 02:59:12] [INFO ] Input system was already deterministic with 811 transitions.
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 429 transition count 800
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 429 transition count 800
Applied a total of 82 rules in 11 ms. Remains 429 /470 variables (removed 41) and now considering 800/988 (removed 188) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 429/470 places, 800/988 transitions.
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 29 ms
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 32 ms
[2023-03-14 02:59:12] [INFO ] Input system was already deterministic with 800 transitions.
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 430 transition count 802
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 430 transition count 802
Applied a total of 80 rules in 12 ms. Remains 430 /470 variables (removed 40) and now considering 802/988 (removed 186) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 430/470 places, 802/988 transitions.
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 29 ms
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 32 ms
[2023-03-14 02:59:12] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in LTL mode, iteration 0 : 470/470 places, 988/988 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 428 transition count 795
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 428 transition count 795
Applied a total of 84 rules in 12 ms. Remains 428 /470 variables (removed 42) and now considering 795/988 (removed 193) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 428/470 places, 795/988 transitions.
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 28 ms
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 30 ms
[2023-03-14 02:59:12] [INFO ] Input system was already deterministic with 795 transitions.
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 29 ms
[2023-03-14 02:59:12] [INFO ] Flatten gal took : 29 ms
[2023-03-14 02:59:12] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2023-03-14 02:59:12] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 470 places, 988 transitions and 3758 arcs took 7 ms.
Total runtime 49167 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT NoC3x3-PT-6A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA NoC3x3-PT-6A-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678763397232
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 12 (type EXCL) for 11 NoC3x3-PT-6A-CTLFireability-01
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for NoC3x3-PT-6A-CTLFireability-01
lola: result : false
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 18 (type EXCL) for 17 NoC3x3-PT-6A-CTLFireability-03
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 18 (type EXCL) for NoC3x3-PT-6A-CTLFireability-03
lola: result : true
lola: markings : 1177
lola: fired transitions : 1928
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 NoC3x3-PT-6A-CTLFireability-11
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for NoC3x3-PT-6A-CTLFireability-11
lola: result : true
lola: markings : 133
lola: fired transitions : 267
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 14 NoC3x3-PT-6A-CTLFireability-02
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type FNDP) for 0 NoC3x3-PT-6A-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 0 NoC3x3-PT-6A-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type SRCH) for 0 NoC3x3-PT-6A-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SRCH) for NoC3x3-PT-6A-CTLFireability-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 53 (type FNDP) for NoC3x3-PT-6A-CTLFireability-00
lola: result : true
lola: fired transitions : 273
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for NoC3x3-PT-6A-CTLFireability-00 (obsolete)
sara: try reading problem file /home/mcc/execution/374/CTLFireability-54.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 54 (type EQUN) for NoC3x3-PT-6A-CTLFireability-00
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 4/327 2/32 NoC3x3-PT-6A-CTLFireability-02 210514 m, 42102 m/sec, 1000483 t fired, .
Time elapsed: 7 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 9/327 3/32 NoC3x3-PT-6A-CTLFireability-02 460151 m, 49927 m/sec, 2415731 t fired, .
Time elapsed: 12 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 14/327 4/32 NoC3x3-PT-6A-CTLFireability-02 683062 m, 44582 m/sec, 3825603 t fired, .
Time elapsed: 17 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 19/327 5/32 NoC3x3-PT-6A-CTLFireability-02 910664 m, 45520 m/sec, 5244625 t fired, .
Time elapsed: 22 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 24/327 6/32 NoC3x3-PT-6A-CTLFireability-02 1121094 m, 42086 m/sec, 6673390 t fired, .
Time elapsed: 27 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 29/327 6/32 NoC3x3-PT-6A-CTLFireability-02 1320183 m, 39817 m/sec, 8093318 t fired, .
Time elapsed: 32 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 34/327 7/32 NoC3x3-PT-6A-CTLFireability-02 1520884 m, 40140 m/sec, 9520916 t fired, .
Time elapsed: 37 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 39/327 8/32 NoC3x3-PT-6A-CTLFireability-02 1722880 m, 40399 m/sec, 10919983 t fired, .
Time elapsed: 42 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 44/327 9/32 NoC3x3-PT-6A-CTLFireability-02 1927093 m, 40842 m/sec, 12262743 t fired, .
Time elapsed: 47 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 49/327 10/32 NoC3x3-PT-6A-CTLFireability-02 2120570 m, 38695 m/sec, 13660364 t fired, .
Time elapsed: 52 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 54/327 11/32 NoC3x3-PT-6A-CTLFireability-02 2318398 m, 39565 m/sec, 15061781 t fired, .
Time elapsed: 57 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 59/327 12/32 NoC3x3-PT-6A-CTLFireability-02 2555035 m, 47327 m/sec, 16446937 t fired, .
Time elapsed: 62 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 64/327 13/32 NoC3x3-PT-6A-CTLFireability-02 2796797 m, 48352 m/sec, 17839139 t fired, .
Time elapsed: 67 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 69/327 14/32 NoC3x3-PT-6A-CTLFireability-02 3019842 m, 44609 m/sec, 19236578 t fired, .
Time elapsed: 72 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 74/327 15/32 NoC3x3-PT-6A-CTLFireability-02 3240924 m, 44216 m/sec, 20625550 t fired, .
Time elapsed: 77 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 79/327 16/32 NoC3x3-PT-6A-CTLFireability-02 3446876 m, 41190 m/sec, 22027301 t fired, .
Time elapsed: 82 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 84/327 17/32 NoC3x3-PT-6A-CTLFireability-02 3641981 m, 39021 m/sec, 23420397 t fired, .
Time elapsed: 87 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 89/327 17/32 NoC3x3-PT-6A-CTLFireability-02 3830491 m, 37702 m/sec, 24764043 t fired, .
Time elapsed: 92 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 94/327 18/32 NoC3x3-PT-6A-CTLFireability-02 4028070 m, 39515 m/sec, 26152665 t fired, .
Time elapsed: 97 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 99/327 19/32 NoC3x3-PT-6A-CTLFireability-02 4242845 m, 42955 m/sec, 27557743 t fired, .
Time elapsed: 102 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 104/327 20/32 NoC3x3-PT-6A-CTLFireability-02 4437426 m, 38916 m/sec, 28963005 t fired, .
Time elapsed: 107 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 109/327 21/32 NoC3x3-PT-6A-CTLFireability-02 4634991 m, 39513 m/sec, 30364775 t fired, .
Time elapsed: 112 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 114/327 22/32 NoC3x3-PT-6A-CTLFireability-02 4839410 m, 40883 m/sec, 31755823 t fired, .
Time elapsed: 117 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 119/327 23/32 NoC3x3-PT-6A-CTLFireability-02 5050831 m, 42284 m/sec, 33159236 t fired, .
Time elapsed: 122 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 124/327 24/32 NoC3x3-PT-6A-CTLFireability-02 5242437 m, 38321 m/sec, 34572091 t fired, .
Time elapsed: 127 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 129/327 24/32 NoC3x3-PT-6A-CTLFireability-02 5433411 m, 38194 m/sec, 35971435 t fired, .
Time elapsed: 132 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 134/327 25/32 NoC3x3-PT-6A-CTLFireability-02 5645981 m, 42514 m/sec, 37354356 t fired, .
Time elapsed: 137 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 139/327 26/32 NoC3x3-PT-6A-CTLFireability-02 5843581 m, 39520 m/sec, 38731280 t fired, .
Time elapsed: 142 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 144/327 27/32 NoC3x3-PT-6A-CTLFireability-02 6039027 m, 39089 m/sec, 40118189 t fired, .
Time elapsed: 147 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 149/327 28/32 NoC3x3-PT-6A-CTLFireability-02 6229368 m, 38068 m/sec, 41513992 t fired, .
Time elapsed: 152 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 154/327 29/32 NoC3x3-PT-6A-CTLFireability-02 6418975 m, 37921 m/sec, 42964742 t fired, .
Time elapsed: 157 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 159/327 29/32 NoC3x3-PT-6A-CTLFireability-02 6602933 m, 36791 m/sec, 44399330 t fired, .
Time elapsed: 162 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 164/327 30/32 NoC3x3-PT-6A-CTLFireability-02 6778871 m, 35187 m/sec, 45859788 t fired, .
Time elapsed: 167 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 169/327 31/32 NoC3x3-PT-6A-CTLFireability-02 6949635 m, 34152 m/sec, 47291311 t fired, .
Time elapsed: 172 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 174/327 32/32 NoC3x3-PT-6A-CTLFireability-02 7167455 m, 43564 m/sec, 48697947 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 15 (type EXCL) for NoC3x3-PT-6A-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 51 (type EXCL) for 50 NoC3x3-PT-6A-CTLFireability-15
lola: time limit : 341 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for NoC3x3-PT-6A-CTLFireability-15
lola: result : true
lola: markings : 133
lola: fired transitions : 133
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 NoC3x3-PT-6A-CTLFireability-14
lola: time limit : 379 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/379 2/32 NoC3x3-PT-6A-CTLFireability-14 315133 m, 63026 m/sec, 1366706 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/379 4/32 NoC3x3-PT-6A-CTLFireability-14 620324 m, 61038 m/sec, 2726880 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/379 5/32 NoC3x3-PT-6A-CTLFireability-14 935566 m, 63048 m/sec, 4204003 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/379 7/32 NoC3x3-PT-6A-CTLFireability-14 1237890 m, 60464 m/sec, 5662176 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/379 8/32 NoC3x3-PT-6A-CTLFireability-14 1542871 m, 60996 m/sec, 7120654 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/379 10/32 NoC3x3-PT-6A-CTLFireability-14 1831299 m, 57685 m/sec, 8577325 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/379 11/32 NoC3x3-PT-6A-CTLFireability-14 2100138 m, 53767 m/sec, 10015115 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/379 12/32 NoC3x3-PT-6A-CTLFireability-14 2350161 m, 50004 m/sec, 11475503 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/379 13/32 NoC3x3-PT-6A-CTLFireability-14 2558710 m, 41709 m/sec, 12951531 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 50/379 14/32 NoC3x3-PT-6A-CTLFireability-14 2783819 m, 45021 m/sec, 14405443 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 55/379 16/32 NoC3x3-PT-6A-CTLFireability-14 3102455 m, 63727 m/sec, 15875184 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 60/379 17/32 NoC3x3-PT-6A-CTLFireability-14 3429323 m, 65373 m/sec, 17342321 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 65/379 19/32 NoC3x3-PT-6A-CTLFireability-14 3735216 m, 61178 m/sec, 18776710 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 70/379 20/32 NoC3x3-PT-6A-CTLFireability-14 4030389 m, 59034 m/sec, 20197504 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 75/379 21/32 NoC3x3-PT-6A-CTLFireability-14 4332071 m, 60336 m/sec, 21621567 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 80/379 23/32 NoC3x3-PT-6A-CTLFireability-14 4612452 m, 56076 m/sec, 23046768 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 85/379 24/32 NoC3x3-PT-6A-CTLFireability-14 4888341 m, 55177 m/sec, 24453824 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 90/379 25/32 NoC3x3-PT-6A-CTLFireability-14 5134845 m, 49300 m/sec, 25873257 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 95/379 26/32 NoC3x3-PT-6A-CTLFireability-14 5366967 m, 46424 m/sec, 27328474 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 100/379 27/32 NoC3x3-PT-6A-CTLFireability-14 5556318 m, 37870 m/sec, 28750083 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 105/379 28/32 NoC3x3-PT-6A-CTLFireability-14 5803308 m, 49398 m/sec, 30155882 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 110/379 29/32 NoC3x3-PT-6A-CTLFireability-14 6044723 m, 48283 m/sec, 31676874 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 115/379 30/32 NoC3x3-PT-6A-CTLFireability-14 6265803 m, 44216 m/sec, 33072063 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 120/379 31/32 NoC3x3-PT-6A-CTLFireability-14 6493843 m, 45608 m/sec, 34571371 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 125/379 32/32 NoC3x3-PT-6A-CTLFireability-14 6713606 m, 43952 m/sec, 36056342 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 48 (type EXCL) for NoC3x3-PT-6A-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 45 (type EXCL) for 44 NoC3x3-PT-6A-CTLFireability-13
lola: time limit : 411 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/411 2/32 NoC3x3-PT-6A-CTLFireability-13 362515 m, 72503 m/sec, 1407184 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/411 4/32 NoC3x3-PT-6A-CTLFireability-13 683971 m, 64291 m/sec, 2877800 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/411 5/32 NoC3x3-PT-6A-CTLFireability-13 981174 m, 59440 m/sec, 4335530 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/411 7/32 NoC3x3-PT-6A-CTLFireability-13 1295764 m, 62918 m/sec, 5792899 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/411 8/32 NoC3x3-PT-6A-CTLFireability-13 1597824 m, 60412 m/sec, 7238788 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/411 10/32 NoC3x3-PT-6A-CTLFireability-13 1882288 m, 56892 m/sec, 8691718 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/411 11/32 NoC3x3-PT-6A-CTLFireability-13 2150537 m, 53649 m/sec, 10112608 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/411 12/32 NoC3x3-PT-6A-CTLFireability-13 2397615 m, 49415 m/sec, 11562840 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/411 13/32 NoC3x3-PT-6A-CTLFireability-13 2604605 m, 41398 m/sec, 13018780 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/411 15/32 NoC3x3-PT-6A-CTLFireability-13 2852227 m, 49524 m/sec, 14490636 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 55/411 16/32 NoC3x3-PT-6A-CTLFireability-13 3115422 m, 52639 m/sec, 15962899 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 60/411 17/32 NoC3x3-PT-6A-CTLFireability-13 3367510 m, 50417 m/sec, 17419582 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 65/411 18/32 NoC3x3-PT-6A-CTLFireability-13 3617073 m, 49912 m/sec, 18860198 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 70/411 20/32 NoC3x3-PT-6A-CTLFireability-13 3879139 m, 52413 m/sec, 20307733 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 75/411 21/32 NoC3x3-PT-6A-CTLFireability-13 4131518 m, 50475 m/sec, 21745538 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 80/411 22/32 NoC3x3-PT-6A-CTLFireability-13 4368186 m, 47333 m/sec, 23194546 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 85/411 23/32 NoC3x3-PT-6A-CTLFireability-13 4604309 m, 47224 m/sec, 24611393 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 90/411 24/32 NoC3x3-PT-6A-CTLFireability-13 4819542 m, 43046 m/sec, 26033219 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 95/411 25/32 NoC3x3-PT-6A-CTLFireability-13 5026913 m, 41474 m/sec, 27478309 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 100/411 26/32 NoC3x3-PT-6A-CTLFireability-13 5194108 m, 33439 m/sec, 28919693 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 105/411 27/32 NoC3x3-PT-6A-CTLFireability-13 5460369 m, 53252 m/sec, 30403559 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 110/411 29/32 NoC3x3-PT-6A-CTLFireability-13 5725100 m, 52946 m/sec, 31872104 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 115/411 30/32 NoC3x3-PT-6A-CTLFireability-13 5977620 m, 50504 m/sec, 33328113 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 120/411 31/32 NoC3x3-PT-6A-CTLFireability-13 6226896 m, 49855 m/sec, 34772840 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 125/411 32/32 NoC3x3-PT-6A-CTLFireability-13 6489736 m, 52568 m/sec, 36215062 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 45 (type EXCL) for NoC3x3-PT-6A-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 42 (type EXCL) for 41 NoC3x3-PT-6A-CTLFireability-12
lola: time limit : 451 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/451 2/32 NoC3x3-PT-6A-CTLFireability-12 270541 m, 54108 m/sec, 664313 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/451 4/32 NoC3x3-PT-6A-CTLFireability-12 562717 m, 58435 m/sec, 1387361 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/451 5/32 NoC3x3-PT-6A-CTLFireability-12 847715 m, 56999 m/sec, 2091344 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/451 7/32 NoC3x3-PT-6A-CTLFireability-12 1158055 m, 62068 m/sec, 2864598 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/451 9/32 NoC3x3-PT-6A-CTLFireability-12 1457684 m, 59925 m/sec, 3794932 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/451 10/32 NoC3x3-PT-6A-CTLFireability-12 1689364 m, 46336 m/sec, 5115214 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/451 11/32 NoC3x3-PT-6A-CTLFireability-12 1917529 m, 45633 m/sec, 6418626 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/451 12/32 NoC3x3-PT-6A-CTLFireability-12 2124944 m, 41483 m/sec, 7732047 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 45/451 13/32 NoC3x3-PT-6A-CTLFireability-12 2337547 m, 42520 m/sec, 9023578 t fired, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 50/451 15/32 NoC3x3-PT-6A-CTLFireability-12 2975996 m, 127689 m/sec, 10358507 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 55/451 19/32 NoC3x3-PT-6A-CTLFireability-12 3755951 m, 155991 m/sec, 11697356 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 60/451 22/32 NoC3x3-PT-6A-CTLFireability-12 4501462 m, 149102 m/sec, 13015753 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 65/451 25/32 NoC3x3-PT-6A-CTLFireability-12 5240769 m, 147861 m/sec, 14341227 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 70/451 29/32 NoC3x3-PT-6A-CTLFireability-12 5962368 m, 144319 m/sec, 15666866 t fired, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 75/451 32/32 NoC3x3-PT-6A-CTLFireability-12 6670142 m, 141554 m/sec, 16975871 t fired, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 42 (type EXCL) for NoC3x3-PT-6A-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 36 (type EXCL) for 35 NoC3x3-PT-6A-CTLFireability-09
lola: time limit : 513 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for NoC3x3-PT-6A-CTLFireability-09
lola: result : true
lola: markings : 133
lola: fired transitions : 133
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 NoC3x3-PT-6A-CTLFireability-07
lola: time limit : 615 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for NoC3x3-PT-6A-CTLFireability-07
lola: result : true
lola: markings : 822
lola: fired transitions : 3472
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 NoC3x3-PT-6A-CTLFireability-06
lola: time limit : 769 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for NoC3x3-PT-6A-CTLFireability-06
lola: result : true
lola: markings : 132
lola: fired transitions : 264
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 NoC3x3-PT-6A-CTLFireability-08
lola: time limit : 1026 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/1026 2/32 NoC3x3-PT-6A-CTLFireability-08 335264 m, 67052 m/sec, 1454965 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/1026 4/32 NoC3x3-PT-6A-CTLFireability-08 685583 m, 70063 m/sec, 3014406 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/1026 6/32 NoC3x3-PT-6A-CTLFireability-08 1009079 m, 64699 m/sec, 4560008 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/1026 7/32 NoC3x3-PT-6A-CTLFireability-08 1296010 m, 57386 m/sec, 6077914 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/1026 8/32 NoC3x3-PT-6A-CTLFireability-08 1534913 m, 47780 m/sec, 7627540 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/1026 10/32 NoC3x3-PT-6A-CTLFireability-08 1870930 m, 67203 m/sec, 9144944 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/1026 11/32 NoC3x3-PT-6A-CTLFireability-08 2179629 m, 61739 m/sec, 10644996 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 40/1026 12/32 NoC3x3-PT-6A-CTLFireability-08 2491355 m, 62345 m/sec, 12099743 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 45/1026 13/32 NoC3x3-PT-6A-CTLFireability-08 2666769 m, 35082 m/sec, 13644842 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 50/1026 14/32 NoC3x3-PT-6A-CTLFireability-08 2907136 m, 48073 m/sec, 15251132 t fired, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 55/1026 15/32 NoC3x3-PT-6A-CTLFireability-08 3156231 m, 49819 m/sec, 16843945 t fired, .
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 60/1026 16/32 NoC3x3-PT-6A-CTLFireability-08 3388622 m, 46478 m/sec, 18417505 t fired, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 65/1026 17/32 NoC3x3-PT-6A-CTLFireability-08 3641241 m, 50523 m/sec, 19954355 t fired, .
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 70/1026 18/32 NoC3x3-PT-6A-CTLFireability-08 3848192 m, 41390 m/sec, 21497330 t fired, .
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 75/1026 19/32 NoC3x3-PT-6A-CTLFireability-08 4024316 m, 35224 m/sec, 23045006 t fired, .
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 80/1026 21/32 NoC3x3-PT-6A-CTLFireability-08 4306866 m, 56510 m/sec, 24579281 t fired, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 85/1026 22/32 NoC3x3-PT-6A-CTLFireability-08 4584756 m, 55578 m/sec, 26088483 t fired, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 90/1026 23/32 NoC3x3-PT-6A-CTLFireability-08 4867608 m, 56570 m/sec, 27647479 t fired, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 95/1026 25/32 NoC3x3-PT-6A-CTLFireability-08 5222029 m, 70884 m/sec, 29282342 t fired, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 100/1026 27/32 NoC3x3-PT-6A-CTLFireability-08 5565001 m, 68594 m/sec, 30887870 t fired, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 105/1026 29/32 NoC3x3-PT-6A-CTLFireability-08 5895487 m, 66097 m/sec, 32455237 t fired, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 110/1026 30/32 NoC3x3-PT-6A-CTLFireability-08 6102172 m, 41337 m/sec, 34072608 t fired, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 1 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 115/1026 32/32 NoC3x3-PT-6A-CTLFireability-08 6409945 m, 61554 m/sec, 35670567 t fired, .
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 33 (type EXCL) for NoC3x3-PT-6A-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-6A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-6A-CTLFireability-08: EGEF 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-6A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 21 (type EXCL) for 20 NoC3x3-PT-6A-CTLFireability-04
lola: time limit : 1479 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for NoC3x3-PT-6A-CTLFireability-04
lola: result : true
lola: markings : 121
lola: fired transitions : 605
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 NoC3x3-PT-6A-CTLFireability-05
lola: time limit : 2958 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for NoC3x3-PT-6A-CTLFireability-05
lola: result : false
lola: markings : 11723
lola: fired transitions : 16383
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-6A-CTLFireability-00: DISJ true findpath
NoC3x3-PT-6A-CTLFireability-01: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-02: CTL unknown AGGR
NoC3x3-PT-6A-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-05: CTL false CTL model checker
NoC3x3-PT-6A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-07: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-08: EGEF unknown AGGR
NoC3x3-PT-6A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-11: CTL true CTL model checker
NoC3x3-PT-6A-CTLFireability-12: CTL unknown AGGR
NoC3x3-PT-6A-CTLFireability-13: CTL unknown AGGR
NoC3x3-PT-6A-CTLFireability-14: CTL unknown AGGR
NoC3x3-PT-6A-CTLFireability-15: CTL true CTL model checker
Time elapsed: 643 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-6A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is NoC3x3-PT-6A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863538100306"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-6A.tgz
mv NoC3x3-PT-6A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;