About the Execution of LoLa+red for NoC3x3-PT-3A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6938.796 | 256272.00 | 260431.00 | 1111.40 | FT??TFTFT?FF?FF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r263-smll-167863537900258.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is NoC3x3-PT-3A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863537900258
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 556K
-rw-r--r-- 1 mcc users 6.1K Feb 26 10:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K Feb 26 10:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 26 10:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 10:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:28 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:28 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:28 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 10:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 26 10:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 10:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 10:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:28 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 133K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-00
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-01
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-02
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-03
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-04
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-05
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-06
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-07
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-08
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-09
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-10
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-11
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-12
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-13
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-14
FORMULA_NAME NoC3x3-PT-3A-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678754527459
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=NoC3x3-PT-3A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 00:42:10] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-14 00:42:10] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 00:42:10] [INFO ] Load time of PNML (sax parser for PT used): 152 ms
[2023-03-14 00:42:10] [INFO ] Transformed 370 places.
[2023-03-14 00:42:10] [INFO ] Transformed 450 transitions.
[2023-03-14 00:42:10] [INFO ] Found NUPN structural information;
[2023-03-14 00:42:10] [INFO ] Parsed PT model containing 370 places and 450 transitions and 1773 arcs in 312 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 22 ms.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Support contains 145 out of 370 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 370/370 places, 449/449 transitions.
Ensure Unique test removed 11 places
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 359 transition count 449
Discarding 72 places :
Symmetric choice reduction at 1 with 72 rule applications. Total rules 83 place count 287 transition count 369
Ensure Unique test removed 27 places
Iterating global reduction 1 with 99 rules applied. Total rules applied 182 place count 260 transition count 369
Ensure Unique test removed 50 transitions
Reduce isomorphic transitions removed 50 transitions.
Iterating post reduction 1 with 50 rules applied. Total rules applied 232 place count 260 transition count 319
Drop transitions removed 24 transitions
Redundant transition composition rules discarded 24 transitions
Iterating global reduction 2 with 24 rules applied. Total rules applied 256 place count 260 transition count 295
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 260 place count 256 transition count 295
Applied a total of 260 rules in 104 ms. Remains 256 /370 variables (removed 114) and now considering 295/449 (removed 154) transitions.
[2023-03-14 00:42:11] [INFO ] Flow matrix only has 272 transitions (discarded 23 similar events)
// Phase 1: matrix 272 rows 256 cols
[2023-03-14 00:42:11] [INFO ] Computed 85 place invariants in 25 ms
[2023-03-14 00:42:11] [INFO ] Implicit Places using invariants in 526 ms returned []
[2023-03-14 00:42:11] [INFO ] Flow matrix only has 272 transitions (discarded 23 similar events)
[2023-03-14 00:42:11] [INFO ] Invariant cache hit.
[2023-03-14 00:42:12] [INFO ] State equation strengthened by 12 read => feed constraints.
[2023-03-14 00:42:12] [INFO ] Implicit Places using invariants and state equation in 485 ms returned []
Implicit Place search using SMT with State Equation took 1070 ms to find 0 implicit places.
[2023-03-14 00:42:12] [INFO ] Flow matrix only has 272 transitions (discarded 23 similar events)
[2023-03-14 00:42:12] [INFO ] Invariant cache hit.
[2023-03-14 00:42:12] [INFO ] Dead Transitions using invariants and state equation in 338 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 256/370 places, 295/449 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1516 ms. Remains : 256/370 places, 295/449 transitions.
Support contains 145 out of 256 places after structural reductions.
[2023-03-14 00:42:13] [INFO ] Flatten gal took : 114 ms
[2023-03-14 00:42:13] [INFO ] Flatten gal took : 54 ms
[2023-03-14 00:42:13] [INFO ] Input system was already deterministic with 295 transitions.
Support contains 139 out of 256 places (down from 145) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 699 ms. (steps per millisecond=14 ) properties (out of 68) seen :66
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-14 00:42:14] [INFO ] Flow matrix only has 272 transitions (discarded 23 similar events)
[2023-03-14 00:42:14] [INFO ] Invariant cache hit.
[2023-03-14 00:42:14] [INFO ] [Real]Absence check using 64 positive place invariants in 17 ms returned sat
[2023-03-14 00:42:14] [INFO ] [Real]Absence check using 64 positive and 21 generalized place invariants in 6 ms returned sat
[2023-03-14 00:42:14] [INFO ] After 332ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-14 00:42:14] [INFO ] [Nat]Absence check using 64 positive place invariants in 21 ms returned sat
[2023-03-14 00:42:14] [INFO ] [Nat]Absence check using 64 positive and 21 generalized place invariants in 6 ms returned sat
[2023-03-14 00:42:14] [INFO ] After 238ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-14 00:42:14] [INFO ] State equation strengthened by 12 read => feed constraints.
[2023-03-14 00:42:14] [INFO ] After 68ms SMT Verify possible using 12 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-14 00:42:14] [INFO ] After 141ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 52 ms.
[2023-03-14 00:42:15] [INFO ] After 566ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 24 ms.
Support contains 7 out of 256 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 256/256 places, 295/295 transitions.
Graph (complete) has 738 edges and 256 vertex of which 251 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.2 ms
Discarding 5 places :
Also discarding 0 output transitions
Ensure Unique test removed 7 places
Drop transitions removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Drop transitions removed 41 transitions
Trivial Post-agglo rules discarded 41 transitions
Performed 41 trivial Post agglomeration. Transition count delta: 41
Iterating post reduction 0 with 57 rules applied. Total rules applied 58 place count 244 transition count 245
Reduce places removed 41 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 1 with 45 rules applied. Total rules applied 103 place count 203 transition count 241
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 107 place count 199 transition count 241
Discarding 40 places :
Symmetric choice reduction at 3 with 40 rule applications. Total rules 147 place count 159 transition count 185
Ensure Unique test removed 15 places
Iterating global reduction 3 with 55 rules applied. Total rules applied 202 place count 144 transition count 185
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 3 with 31 rules applied. Total rules applied 233 place count 144 transition count 154
Reduce places removed 12 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 4 with 15 rules applied. Total rules applied 248 place count 132 transition count 151
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 251 place count 129 transition count 151
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 6 with 1 rules applied. Total rules applied 252 place count 129 transition count 150
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 253 place count 128 transition count 150
Partial Free-agglomeration rule applied 29 times.
Drop transitions removed 29 transitions
Iterating global reduction 7 with 29 rules applied. Total rules applied 282 place count 128 transition count 150
Applied a total of 282 rules in 69 ms. Remains 128 /256 variables (removed 128) and now considering 150/295 (removed 145) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 70 ms. Remains : 128/256 places, 150/295 transitions.
Finished random walk after 6993 steps, including 2 resets, run visited all 2 properties in 46 ms. (steps per millisecond=152 )
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 26 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 31 ms
[2023-03-14 00:42:15] [INFO ] Input system was already deterministic with 295 transitions.
Computed a total of 6 stabilizing places and 1 stable transitions
Graph (complete) has 789 edges and 256 vertex of which 251 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.4 ms
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 7 places
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 244 transition count 295
Discarding 39 places :
Symmetric choice reduction at 1 with 39 rule applications. Total rules 51 place count 205 transition count 240
Ensure Unique test removed 14 places
Iterating global reduction 1 with 53 rules applied. Total rules applied 104 place count 191 transition count 240
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 120 place count 191 transition count 224
Applied a total of 120 rules in 11 ms. Remains 191 /256 variables (removed 65) and now considering 224/295 (removed 71) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 191/256 places, 224/295 transitions.
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 17 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 19 ms
[2023-03-14 00:42:15] [INFO ] Input system was already deterministic with 224 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Graph (complete) has 789 edges and 256 vertex of which 251 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.2 ms
Discarding 5 places :
Also discarding 0 output transitions
Ensure Unique test removed 7 places
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 42 rules applied. Total rules applied 43 place count 244 transition count 253
Reduce places removed 42 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 45 rules applied. Total rules applied 88 place count 202 transition count 250
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 91 place count 199 transition count 250
Discarding 41 places :
Symmetric choice reduction at 3 with 41 rule applications. Total rules 132 place count 158 transition count 192
Ensure Unique test removed 16 places
Iterating global reduction 3 with 57 rules applied. Total rules applied 189 place count 142 transition count 192
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 3 with 35 rules applied. Total rules applied 224 place count 142 transition count 157
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 4 with 15 rules applied. Total rules applied 239 place count 127 transition count 157
Applied a total of 239 rules in 31 ms. Remains 127 /256 variables (removed 129) and now considering 157/295 (removed 138) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 32 ms. Remains : 127/256 places, 157/295 transitions.
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 11 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 12 ms
[2023-03-14 00:42:15] [INFO ] Input system was already deterministic with 157 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Graph (complete) has 789 edges and 256 vertex of which 251 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.2 ms
Discarding 5 places :
Also discarding 0 output transitions
Ensure Unique test removed 6 places
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 0 with 34 rules applied. Total rules applied 35 place count 245 transition count 261
Reduce places removed 34 places and 0 transitions.
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Iterating post reduction 1 with 45 rules applied. Total rules applied 80 place count 211 transition count 250
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 2 with 11 rules applied. Total rules applied 91 place count 200 transition count 250
Discarding 40 places :
Symmetric choice reduction at 3 with 40 rule applications. Total rules 131 place count 160 transition count 194
Ensure Unique test removed 15 places
Iterating global reduction 3 with 55 rules applied. Total rules applied 186 place count 145 transition count 194
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 3 with 25 rules applied. Total rules applied 211 place count 145 transition count 169
Reduce places removed 8 places and 0 transitions.
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Iterating post reduction 4 with 15 rules applied. Total rules applied 226 place count 137 transition count 162
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 5 with 7 rules applied. Total rules applied 233 place count 130 transition count 162
Applied a total of 233 rules in 31 ms. Remains 130 /256 variables (removed 126) and now considering 162/295 (removed 133) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 32 ms. Remains : 130/256 places, 162/295 transitions.
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 11 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 12 ms
[2023-03-14 00:42:15] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 7 places
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 244 transition count 295
Discarding 39 places :
Symmetric choice reduction at 1 with 39 rule applications. Total rules 51 place count 205 transition count 243
Ensure Unique test removed 16 places
Iterating global reduction 1 with 55 rules applied. Total rules applied 106 place count 189 transition count 243
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 1 with 21 rules applied. Total rules applied 127 place count 189 transition count 222
Applied a total of 127 rules in 9 ms. Remains 189 /256 variables (removed 67) and now considering 222/295 (removed 73) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 189/256 places, 222/295 transitions.
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 14 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 15 ms
[2023-03-14 00:42:15] [INFO ] Input system was already deterministic with 222 transitions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 6 places
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 245 transition count 295
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 45 place count 211 transition count 247
Ensure Unique test removed 14 places
Iterating global reduction 1 with 48 rules applied. Total rules applied 93 place count 197 transition count 247
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 111 place count 197 transition count 229
Applied a total of 111 rules in 9 ms. Remains 197 /256 variables (removed 59) and now considering 229/295 (removed 66) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 197/256 places, 229/295 transitions.
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 15 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 15 ms
[2023-03-14 00:42:15] [INFO ] Input system was already deterministic with 229 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Graph (complete) has 789 edges and 256 vertex of which 251 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.3 ms
Discarding 5 places :
Also discarding 0 output transitions
Ensure Unique test removed 7 places
Drop transitions removed 41 transitions
Trivial Post-agglo rules discarded 41 transitions
Performed 41 trivial Post agglomeration. Transition count delta: 41
Iterating post reduction 0 with 41 rules applied. Total rules applied 42 place count 244 transition count 254
Reduce places removed 41 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 44 rules applied. Total rules applied 86 place count 203 transition count 251
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 89 place count 200 transition count 251
Discarding 40 places :
Symmetric choice reduction at 3 with 40 rule applications. Total rules 129 place count 160 transition count 195
Ensure Unique test removed 16 places
Iterating global reduction 3 with 56 rules applied. Total rules applied 185 place count 144 transition count 195
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 3 with 32 rules applied. Total rules applied 217 place count 144 transition count 163
Reduce places removed 12 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 4 with 14 rules applied. Total rules applied 231 place count 132 transition count 161
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 233 place count 130 transition count 161
Applied a total of 233 rules in 26 ms. Remains 130 /256 variables (removed 126) and now considering 161/295 (removed 134) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 130/256 places, 161/295 transitions.
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 9 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 8 ms
[2023-03-14 00:42:15] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Graph (complete) has 789 edges and 256 vertex of which 251 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 0 output transitions
Ensure Unique test removed 7 places
Reduce places removed 8 places and 1 transitions.
Drop transitions removed 46 transitions
Trivial Post-agglo rules discarded 46 transitions
Performed 46 trivial Post agglomeration. Transition count delta: 46
Iterating post reduction 0 with 46 rules applied. Total rules applied 47 place count 243 transition count 248
Reduce places removed 52 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 57 rules applied. Total rules applied 104 place count 191 transition count 243
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 104 place count 191 transition count 242
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 107 place count 189 transition count 242
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 107 place count 189 transition count 241
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 109 place count 188 transition count 241
Discarding 41 places :
Symmetric choice reduction at 2 with 41 rule applications. Total rules 150 place count 147 transition count 183
Ensure Unique test removed 15 places
Iterating global reduction 2 with 56 rules applied. Total rules applied 206 place count 132 transition count 183
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 2 with 34 rules applied. Total rules applied 240 place count 132 transition count 149
Reduce places removed 19 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 3 with 25 rules applied. Total rules applied 265 place count 113 transition count 143
Applied a total of 265 rules in 23 ms. Remains 113 /256 variables (removed 143) and now considering 143/295 (removed 152) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 113/256 places, 143/295 transitions.
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 7 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 6 ms
[2023-03-14 00:42:15] [INFO ] Input system was already deterministic with 143 transitions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 7 places
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 246 transition count 295
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 48 place count 208 transition count 242
Ensure Unique test removed 14 places
Iterating global reduction 1 with 52 rules applied. Total rules applied 100 place count 194 transition count 242
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 119 place count 194 transition count 223
Applied a total of 119 rules in 9 ms. Remains 194 /256 variables (removed 62) and now considering 223/295 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 194/256 places, 223/295 transitions.
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 11 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 12 ms
[2023-03-14 00:42:15] [INFO ] Input system was already deterministic with 223 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Graph (complete) has 789 edges and 256 vertex of which 251 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 0 output transitions
Ensure Unique test removed 7 places
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 42 rules applied. Total rules applied 43 place count 244 transition count 253
Reduce places removed 42 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 1 with 46 rules applied. Total rules applied 89 place count 202 transition count 249
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 93 place count 198 transition count 249
Discarding 42 places :
Symmetric choice reduction at 3 with 42 rule applications. Total rules 135 place count 156 transition count 190
Ensure Unique test removed 16 places
Iterating global reduction 3 with 58 rules applied. Total rules applied 193 place count 140 transition count 190
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 3 with 35 rules applied. Total rules applied 228 place count 140 transition count 155
Reduce places removed 15 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 16 rules applied. Total rules applied 244 place count 125 transition count 154
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 245 place count 124 transition count 154
Applied a total of 245 rules in 21 ms. Remains 124 /256 variables (removed 132) and now considering 154/295 (removed 141) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 124/256 places, 154/295 transitions.
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 8 ms
[2023-03-14 00:42:15] [INFO ] Flatten gal took : 8 ms
[2023-03-14 00:42:16] [INFO ] Input system was already deterministic with 154 transitions.
Finished random walk after 159 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=53 )
FORMULA NoC3x3-PT-3A-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 7 places
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 244 transition count 295
Discarding 40 places :
Symmetric choice reduction at 1 with 40 rule applications. Total rules 52 place count 204 transition count 238
Ensure Unique test removed 15 places
Iterating global reduction 1 with 55 rules applied. Total rules applied 107 place count 189 transition count 238
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 126 place count 189 transition count 219
Applied a total of 126 rules in 12 ms. Remains 189 /256 variables (removed 67) and now considering 219/295 (removed 76) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 189/256 places, 219/295 transitions.
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 10 ms
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 10 ms
[2023-03-14 00:42:16] [INFO ] Input system was already deterministic with 219 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Graph (complete) has 789 edges and 256 vertex of which 253 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.2 ms
Discarding 3 places :
Also discarding 0 output transitions
Ensure Unique test removed 4 places
Drop transitions removed 33 transitions
Trivial Post-agglo rules discarded 33 transitions
Performed 33 trivial Post agglomeration. Transition count delta: 33
Iterating post reduction 0 with 33 rules applied. Total rules applied 34 place count 249 transition count 262
Reduce places removed 33 places and 0 transitions.
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Iterating post reduction 1 with 42 rules applied. Total rules applied 76 place count 216 transition count 253
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 2 with 9 rules applied. Total rules applied 85 place count 207 transition count 253
Discarding 39 places :
Symmetric choice reduction at 3 with 39 rule applications. Total rules 124 place count 168 transition count 197
Ensure Unique test removed 14 places
Iterating global reduction 3 with 53 rules applied. Total rules applied 177 place count 154 transition count 197
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 3 with 28 rules applied. Total rules applied 205 place count 154 transition count 169
Reduce places removed 10 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 4 with 13 rules applied. Total rules applied 218 place count 144 transition count 166
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 221 place count 141 transition count 166
Applied a total of 221 rules in 21 ms. Remains 141 /256 variables (removed 115) and now considering 166/295 (removed 129) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 141/256 places, 166/295 transitions.
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 8 ms
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 7 ms
[2023-03-14 00:42:16] [INFO ] Input system was already deterministic with 166 transitions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 7 places
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 244 transition count 295
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 50 place count 206 transition count 241
Ensure Unique test removed 14 places
Iterating global reduction 1 with 52 rules applied. Total rules applied 102 place count 192 transition count 241
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 120 place count 192 transition count 223
Applied a total of 120 rules in 8 ms. Remains 192 /256 variables (removed 64) and now considering 223/295 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 192/256 places, 223/295 transitions.
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 9 ms
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 10 ms
[2023-03-14 00:42:16] [INFO ] Input system was already deterministic with 223 transitions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 5 places
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 246 transition count 295
Discarding 40 places :
Symmetric choice reduction at 1 with 40 rule applications. Total rules 50 place count 206 transition count 239
Ensure Unique test removed 16 places
Iterating global reduction 1 with 56 rules applied. Total rules applied 106 place count 190 transition count 239
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 1 with 20 rules applied. Total rules applied 126 place count 190 transition count 219
Applied a total of 126 rules in 8 ms. Remains 190 /256 variables (removed 66) and now considering 219/295 (removed 76) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 190/256 places, 219/295 transitions.
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 8 ms
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 10 ms
[2023-03-14 00:42:16] [INFO ] Input system was already deterministic with 219 transitions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 7 places
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 244 transition count 295
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 53 place count 203 transition count 237
Ensure Unique test removed 16 places
Iterating global reduction 1 with 57 rules applied. Total rules applied 110 place count 187 transition count 237
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 1 with 20 rules applied. Total rules applied 130 place count 187 transition count 217
Applied a total of 130 rules in 8 ms. Remains 187 /256 variables (removed 69) and now considering 217/295 (removed 78) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 187/256 places, 217/295 transitions.
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 9 ms
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 9 ms
[2023-03-14 00:42:16] [INFO ] Input system was already deterministic with 217 transitions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 7 places
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 245 transition count 295
Discarding 37 places :
Symmetric choice reduction at 1 with 37 rule applications. Total rules 48 place count 208 transition count 245
Ensure Unique test removed 14 places
Iterating global reduction 1 with 51 rules applied. Total rules applied 99 place count 194 transition count 245
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 1 with 17 rules applied. Total rules applied 116 place count 194 transition count 228
Applied a total of 116 rules in 8 ms. Remains 194 /256 variables (removed 62) and now considering 228/295 (removed 67) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 194/256 places, 228/295 transitions.
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 9 ms
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 10 ms
[2023-03-14 00:42:16] [INFO ] Input system was already deterministic with 228 transitions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 295/295 transitions.
Ensure Unique test removed 7 places
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 245 transition count 295
Discarding 37 places :
Symmetric choice reduction at 1 with 37 rule applications. Total rules 48 place count 208 transition count 242
Ensure Unique test removed 14 places
Iterating global reduction 1 with 51 rules applied. Total rules applied 99 place count 194 transition count 242
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 117 place count 194 transition count 224
Applied a total of 117 rules in 15 ms. Remains 194 /256 variables (removed 62) and now considering 224/295 (removed 71) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 194/256 places, 224/295 transitions.
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 9 ms
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 10 ms
[2023-03-14 00:42:16] [INFO ] Input system was already deterministic with 224 transitions.
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 17 ms
[2023-03-14 00:42:16] [INFO ] Flatten gal took : 14 ms
[2023-03-14 00:42:16] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-14 00:42:16] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 256 places, 295 transitions and 1075 arcs took 3 ms.
Total runtime 5982 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT NoC3x3-PT-3A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
CTLFireability
FORMULA NoC3x3-PT-3A-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-3A-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-3A-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-3A-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-3A-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-3A-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-3A-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-3A-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-3A-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-3A-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678754783731
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-3A-CTLFireability-02
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/211 6/32 NoC3x3-PT-3A-CTLFireability-02 1389380 m, 277876 m/sec, 2529352 t fired, .
Time elapsed: 6 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/211 12/32 NoC3x3-PT-3A-CTLFireability-02 2686302 m, 259384 m/sec, 5098470 t fired, .
Time elapsed: 11 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/211 17/32 NoC3x3-PT-3A-CTLFireability-02 3903213 m, 243382 m/sec, 7572336 t fired, .
Time elapsed: 16 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/211 22/32 NoC3x3-PT-3A-CTLFireability-02 5068747 m, 233106 m/sec, 9979982 t fired, .
Time elapsed: 21 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/211 26/32 NoC3x3-PT-3A-CTLFireability-02 6200077 m, 226266 m/sec, 12358594 t fired, .
Time elapsed: 26 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/211 31/32 NoC3x3-PT-3A-CTLFireability-02 7322030 m, 224390 m/sec, 14725756 t fired, .
Time elapsed: 31 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for NoC3x3-PT-3A-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 51 (type EXCL) for 50 NoC3x3-PT-3A-CTLFireability-15
lola: time limit : 222 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/222 7/32 NoC3x3-PT-3A-CTLFireability-15 1493558 m, 298711 m/sec, 2220764 t fired, .
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/222 13/32 NoC3x3-PT-3A-CTLFireability-15 2870731 m, 275434 m/sec, 4327370 t fired, .
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/222 19/32 NoC3x3-PT-3A-CTLFireability-15 4194779 m, 264809 m/sec, 6408985 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/222 25/32 NoC3x3-PT-3A-CTLFireability-15 5469154 m, 254875 m/sec, 8465119 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/222 31/32 NoC3x3-PT-3A-CTLFireability-15 6728217 m, 251812 m/sec, 10491087 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 51 (type EXCL) for NoC3x3-PT-3A-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 3 0 0 3 0 0 0
NoC3x3-PT-3A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 48 (type EXCL) for 47 NoC3x3-PT-3A-CTLFireability-14
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for NoC3x3-PT-3A-CTLFireability-14
lola: result : false
lola: markings : 116
lola: fired transitions : 232
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 NoC3x3-PT-3A-CTLFireability-13
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for NoC3x3-PT-3A-CTLFireability-13
lola: result : false
lola: markings : 44
lola: fired transitions : 130
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 33 NoC3x3-PT-3A-CTLFireability-12
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for NoC3x3-PT-3A-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 33 NoC3x3-PT-3A-CTLFireability-12
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for NoC3x3-PT-3A-CTLFireability-12
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 NoC3x3-PT-3A-CTLFireability-11
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for NoC3x3-PT-3A-CTLFireability-11
lola: result : false
lola: markings : 44
lola: fired transitions : 134
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 NoC3x3-PT-3A-CTLFireability-09
lola: time limit : 353 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/353 5/32 NoC3x3-PT-3A-CTLFireability-09 974944 m, 194988 m/sec, 1813371 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/353 9/32 NoC3x3-PT-3A-CTLFireability-09 1952765 m, 195564 m/sec, 3659789 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/353 14/32 NoC3x3-PT-3A-CTLFireability-09 2916902 m, 192827 m/sec, 5436669 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/353 17/32 NoC3x3-PT-3A-CTLFireability-09 3780920 m, 172803 m/sec, 7157699 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/353 22/32 NoC3x3-PT-3A-CTLFireability-09 4721711 m, 188158 m/sec, 8920795 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/353 26/32 NoC3x3-PT-3A-CTLFireability-09 5628238 m, 181305 m/sec, 10655790 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/353 30/32 NoC3x3-PT-3A-CTLFireability-09 6547453 m, 183843 m/sec, 12411777 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 25 (type EXCL) for NoC3x3-PT-3A-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 NoC3x3-PT-3A-CTLFireability-07
lola: time limit : 388 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for NoC3x3-PT-3A-CTLFireability-07
lola: result : false
lola: markings : 45
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 NoC3x3-PT-3A-CTLFireability-04
lola: time limit : 436 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for NoC3x3-PT-3A-CTLFireability-04
lola: result : true
lola: markings : 43
lola: fired transitions : 43
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 NoC3x3-PT-3A-CTLFireability-03
lola: time limit : 499 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/499 2/32 NoC3x3-PT-3A-CTLFireability-03 350099 m, 70019 m/sec, 1391961 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/499 4/32 NoC3x3-PT-3A-CTLFireability-03 721209 m, 74222 m/sec, 2823508 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/499 5/32 NoC3x3-PT-3A-CTLFireability-03 1105227 m, 76803 m/sec, 4266752 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/499 7/32 NoC3x3-PT-3A-CTLFireability-03 1478199 m, 74594 m/sec, 5736701 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/499 9/32 NoC3x3-PT-3A-CTLFireability-03 1853145 m, 74989 m/sec, 7189715 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/499 10/32 NoC3x3-PT-3A-CTLFireability-03 2227435 m, 74858 m/sec, 8629331 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/499 12/32 NoC3x3-PT-3A-CTLFireability-03 2591691 m, 72851 m/sec, 10004615 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/499 14/32 NoC3x3-PT-3A-CTLFireability-03 2946950 m, 71051 m/sec, 11387442 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/499 15/32 NoC3x3-PT-3A-CTLFireability-03 3300941 m, 70798 m/sec, 12799904 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/499 17/32 NoC3x3-PT-3A-CTLFireability-03 3655934 m, 70998 m/sec, 14208388 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/499 18/32 NoC3x3-PT-3A-CTLFireability-03 4018909 m, 72595 m/sec, 15609810 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/499 20/32 NoC3x3-PT-3A-CTLFireability-03 4390135 m, 74245 m/sec, 17029297 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/499 22/32 NoC3x3-PT-3A-CTLFireability-03 4735243 m, 69021 m/sec, 18415723 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/499 23/32 NoC3x3-PT-3A-CTLFireability-03 5076872 m, 68325 m/sec, 19780448 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/499 25/32 NoC3x3-PT-3A-CTLFireability-03 5450165 m, 74658 m/sec, 21197458 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/499 26/32 NoC3x3-PT-3A-CTLFireability-03 5795370 m, 69041 m/sec, 22582011 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/499 28/32 NoC3x3-PT-3A-CTLFireability-03 6171881 m, 75302 m/sec, 24004992 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/499 30/32 NoC3x3-PT-3A-CTLFireability-03 6521532 m, 69930 m/sec, 25404161 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/499 31/32 NoC3x3-PT-3A-CTLFireability-03 6858467 m, 67387 m/sec, 26781923 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for NoC3x3-PT-3A-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-06: EGEF 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 1 0 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-3A-CTLFireability-00
lola: time limit : 565 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for NoC3x3-PT-3A-CTLFireability-00
lola: result : false
lola: markings : 116
lola: fired transitions : 348
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 NoC3x3-PT-3A-CTLFireability-06
lola: time limit : 678 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for NoC3x3-PT-3A-CTLFireability-06
lola: result : true
lola: markings : 18186
lola: fired transitions : 49148
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 15 NoC3x3-PT-3A-CTLFireability-05
lola: time limit : 848 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for NoC3x3-PT-3A-CTLFireability-05
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-3A-CTLFireability-01
lola: time limit : 1131 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for NoC3x3-PT-3A-CTLFireability-01
lola: result : true
lola: markings : 81
lola: fired transitions : 82
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 33 NoC3x3-PT-3A-CTLFireability-12
lola: time limit : 1697 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-00: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-05: SP ACTL false LTL model checker
NoC3x3-PT-3A-CTLFireability-06: EGEF true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 0 1 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/1697 5/32 NoC3x3-PT-3A-CTLFireability-12 1111451 m, 222290 m/sec, 2951838 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-00: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-05: SP ACTL false LTL model checker
NoC3x3-PT-3A-CTLFireability-06: EGEF true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 0 1 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/1697 10/32 NoC3x3-PT-3A-CTLFireability-12 2153841 m, 208478 m/sec, 5793109 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-00: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-05: SP ACTL false LTL model checker
NoC3x3-PT-3A-CTLFireability-06: EGEF true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 0 1 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/1697 14/32 NoC3x3-PT-3A-CTLFireability-12 3122530 m, 193737 m/sec, 8518576 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-00: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-05: SP ACTL false LTL model checker
NoC3x3-PT-3A-CTLFireability-06: EGEF true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 0 1 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/1697 18/32 NoC3x3-PT-3A-CTLFireability-12 4061912 m, 187876 m/sec, 11189944 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-00: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-05: SP ACTL false LTL model checker
NoC3x3-PT-3A-CTLFireability-06: EGEF true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 0 1 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 25/1697 22/32 NoC3x3-PT-3A-CTLFireability-12 5010542 m, 189726 m/sec, 13868737 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-00: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-05: SP ACTL false LTL model checker
NoC3x3-PT-3A-CTLFireability-06: EGEF true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 0 1 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 30/1697 26/32 NoC3x3-PT-3A-CTLFireability-12 5949338 m, 187759 m/sec, 16555015 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-00: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-05: SP ACTL false LTL model checker
NoC3x3-PT-3A-CTLFireability-06: EGEF true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 0 1 0 5 0 0 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 35/1697 30/32 NoC3x3-PT-3A-CTLFireability-12 6887761 m, 187684 m/sec, 19227624 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 36 (type EXCL) for NoC3x3-PT-3A-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-00: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-05: SP ACTL false LTL model checker
NoC3x3-PT-3A-CTLFireability-06: EGEF true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-3A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-3A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-3A-CTLFireability-12: DISJ 0 0 0 0 5 0 1 0
NoC3x3-PT-3A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 28 (type EXCL) for 27 NoC3x3-PT-3A-CTLFireability-10
lola: time limit : 3354 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for NoC3x3-PT-3A-CTLFireability-10
lola: result : false
lola: markings : 35
lola: fired transitions : 109
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-3A-CTLFireability-00: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-02: CTL unknown AGGR
NoC3x3-PT-3A-CTLFireability-03: CTL unknown AGGR
NoC3x3-PT-3A-CTLFireability-04: CTL true CTL model checker
NoC3x3-PT-3A-CTLFireability-05: SP ACTL false LTL model checker
NoC3x3-PT-3A-CTLFireability-06: EGEF true CTL model checker
NoC3x3-PT-3A-CTLFireability-07: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-09: CTL unknown AGGR
NoC3x3-PT-3A-CTLFireability-10: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-12: DISJ unknown DISJ
NoC3x3-PT-3A-CTLFireability-13: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-14: CTL false CTL model checker
NoC3x3-PT-3A-CTLFireability-15: CTL unknown AGGR
Time elapsed: 246 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-3A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is NoC3x3-PT-3A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863537900258"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-3A.tgz
mv NoC3x3-PT-3A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;