MCC'2023- Execution of r263-smll-167863537900242

About the Execution of LoLa+red for NoC3x3-PT-2A

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
5440.012	264952.00	274858.00	1149.20	?TTT?TT?TTTFT??F	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r263-smll-167863537900242.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is NoC3x3-PT-2A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863537900242
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 532K
-rw-r--r-- 1 mcc users 7.5K Feb 26 10:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 26 10:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 26 10:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 10:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:28 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:28 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:28 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 10:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 26 10:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 26 10:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 26 10:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:28 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 127K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-00
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-01
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-02
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-03
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-04
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-05
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-06
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-07
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-08
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-09
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-10
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-11
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-12
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-13
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-14
FORMULA_NAME NoC3x3-PT-2A-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678751709927

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=NoC3x3-PT-2A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-13 23:55:12] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-13 23:55:12] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-13 23:55:13] [INFO ] Load time of PNML (sax parser for PT used): 233 ms
[2023-03-13 23:55:13] [INFO ] Transformed 361 places.
[2023-03-13 23:55:13] [INFO ] Transformed 428 transitions.
[2023-03-13 23:55:13] [INFO ] Found NUPN structural information;
[2023-03-13 23:55:13] [INFO ] Parsed PT model containing 361 places and 428 transitions and 1697 arcs in 361 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 24 ms.
Support contains 124 out of 361 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 361/361 places, 428/428 transitions.
Ensure Unique test removed 18 places
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 343 transition count 428
Discarding 70 places :
Symmetric choice reduction at 1 with 70 rule applications. Total rules 88 place count 273 transition count 347
Ensure Unique test removed 19 places
Iterating global reduction 1 with 89 rules applied. Total rules applied 177 place count 254 transition count 347
Ensure Unique test removed 46 transitions
Reduce isomorphic transitions removed 46 transitions.
Iterating post reduction 1 with 46 rules applied. Total rules applied 223 place count 254 transition count 301
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 2 with 20 rules applied. Total rules applied 243 place count 254 transition count 281
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 246 place count 251 transition count 281
Applied a total of 246 rules in 117 ms. Remains 251 /361 variables (removed 110) and now considering 281/428 (removed 147) transitions.
[2023-03-13 23:55:13] [INFO ] Flow matrix only has 263 transitions (discarded 18 similar events)
// Phase 1: matrix 263 rows 251 cols
[2023-03-13 23:55:13] [INFO ] Computed 87 place invariants in 24 ms
[2023-03-13 23:55:13] [INFO ] Implicit Places using invariants in 547 ms returned [54]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 589 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 250/361 places, 281/428 transitions.
Applied a total of 0 rules in 9 ms. Remains 250 /250 variables (removed 0) and now considering 281/281 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 716 ms. Remains : 250/361 places, 281/428 transitions.
Support contains 124 out of 250 places after structural reductions.
[2023-03-13 23:55:14] [INFO ] Flatten gal took : 119 ms
[2023-03-13 23:55:14] [INFO ] Flatten gal took : 56 ms
[2023-03-13 23:55:14] [INFO ] Input system was already deterministic with 281 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 739 ms. (steps per millisecond=13 ) properties (out of 78) seen :71
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :4
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-13 23:55:15] [INFO ] Flow matrix only has 263 transitions (discarded 18 similar events)
// Phase 1: matrix 263 rows 250 cols
[2023-03-13 23:55:15] [INFO ] Computed 86 place invariants in 10 ms
[2023-03-13 23:55:15] [INFO ] After 118ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-13 23:55:15] [INFO ] [Nat]Absence check using 67 positive place invariants in 28 ms returned sat
[2023-03-13 23:55:15] [INFO ] [Nat]Absence check using 67 positive and 19 generalized place invariants in 7 ms returned sat
[2023-03-13 23:55:15] [INFO ] After 204ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-13 23:55:15] [INFO ] State equation strengthened by 13 read => feed constraints.
[2023-03-13 23:55:15] [INFO ] After 42ms SMT Verify possible using 13 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-13 23:55:15] [INFO ] After 99ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 39 ms.
[2023-03-13 23:55:15] [INFO ] After 495ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 8 ms.
Support contains 2 out of 250 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 250/250 places, 281/281 transitions.
Graph (complete) has 728 edges and 250 vertex of which 247 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.8 ms
Discarding 3 places :
Also discarding 0 output transitions
Ensure Unique test removed 6 places
Drop transitions removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 57 rules applied. Total rules applied 58 place count 241 transition count 230
Reduce places removed 42 places and 0 transitions.
Iterating post reduction 1 with 42 rules applied. Total rules applied 100 place count 199 transition count 230
Discarding 35 places :
Symmetric choice reduction at 2 with 35 rule applications. Total rules 135 place count 164 transition count 186
Ensure Unique test removed 18 places
Iterating global reduction 2 with 53 rules applied. Total rules applied 188 place count 146 transition count 186
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 2 with 36 rules applied. Total rules applied 224 place count 146 transition count 150
Reduce places removed 16 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 18 rules applied. Total rules applied 242 place count 130 transition count 148
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 244 place count 128 transition count 148
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 5 with 1 rules applied. Total rules applied 245 place count 128 transition count 147
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 246 place count 127 transition count 147
Partial Free-agglomeration rule applied 27 times.
Drop transitions removed 27 transitions
Iterating global reduction 6 with 27 rules applied. Total rules applied 273 place count 127 transition count 147
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 274 place count 126 transition count 146
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 6 with 11 rules applied. Total rules applied 285 place count 115 transition count 146
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 286 place count 115 transition count 146
Applied a total of 286 rules in 116 ms. Remains 115 /250 variables (removed 135) and now considering 146/281 (removed 135) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 117 ms. Remains : 115/250 places, 146/281 transitions.
Finished random walk after 93 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=46 )
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 40 ms
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 41 ms
[2023-03-13 23:55:16] [INFO ] Input system was already deterministic with 281 transitions.
Computed a total of 6 stabilizing places and 1 stable transitions
Graph (complete) has 780 edges and 250 vertex of which 247 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.6 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Graph (complete) has 780 edges and 250 vertex of which 248 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.4 ms
Discarding 2 places :
Also discarding 0 output transitions
Ensure Unique test removed 6 places
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 36 place count 242 transition count 246
Reduce places removed 35 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 38 rules applied. Total rules applied 74 place count 207 transition count 243
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 77 place count 204 transition count 243
Discarding 32 places :
Symmetric choice reduction at 3 with 32 rule applications. Total rules 109 place count 172 transition count 202
Ensure Unique test removed 17 places
Iterating global reduction 3 with 49 rules applied. Total rules applied 158 place count 155 transition count 202
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 3 with 31 rules applied. Total rules applied 189 place count 155 transition count 171
Reduce places removed 12 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 4 with 14 rules applied. Total rules applied 203 place count 143 transition count 169
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 205 place count 141 transition count 169
Applied a total of 205 rules in 48 ms. Remains 141 /250 variables (removed 109) and now considering 169/281 (removed 112) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 48 ms. Remains : 141/250 places, 169/281 transitions.
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 21 ms
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 21 ms
[2023-03-13 23:55:16] [INFO ] Input system was already deterministic with 169 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 5 places
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 242 transition count 281
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 38 place count 212 transition count 244
Ensure Unique test removed 16 places
Iterating global reduction 1 with 46 rules applied. Total rules applied 84 place count 196 transition count 244
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 102 place count 196 transition count 226
Applied a total of 102 rules in 14 ms. Remains 196 /250 variables (removed 54) and now considering 226/281 (removed 55) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 196/250 places, 226/281 transitions.
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 23 ms
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 23 ms
[2023-03-13 23:55:16] [INFO ] Input system was already deterministic with 226 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Graph (complete) has 780 edges and 250 vertex of which 247 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.3 ms
Discarding 3 places :
Also discarding 0 output transitions
Ensure Unique test removed 6 places
Drop transitions removed 39 transitions
Trivial Post-agglo rules discarded 39 transitions
Performed 39 trivial Post agglomeration. Transition count delta: 39
Iterating post reduction 0 with 39 rules applied. Total rules applied 40 place count 241 transition count 242
Reduce places removed 39 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 1 with 43 rules applied. Total rules applied 83 place count 202 transition count 238
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 87 place count 198 transition count 238
Discarding 36 places :
Symmetric choice reduction at 3 with 36 rule applications. Total rules 123 place count 162 transition count 192
Ensure Unique test removed 18 places
Iterating global reduction 3 with 54 rules applied. Total rules applied 177 place count 144 transition count 192
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Drop transitions removed 17 transitions
Trivial Post-agglo rules discarded 17 transitions
Performed 17 trivial Post agglomeration. Transition count delta: 17
Iterating post reduction 3 with 37 rules applied. Total rules applied 214 place count 144 transition count 155
Reduce places removed 17 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 18 rules applied. Total rules applied 232 place count 127 transition count 154
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 233 place count 126 transition count 154
Applied a total of 233 rules in 41 ms. Remains 126 /250 variables (removed 124) and now considering 154/281 (removed 127) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 41 ms. Remains : 126/250 places, 154/281 transitions.
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 16 ms
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 17 ms
[2023-03-13 23:55:16] [INFO ] Input system was already deterministic with 154 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Graph (complete) has 780 edges and 250 vertex of which 247 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.3 ms
Discarding 3 places :
Also discarding 0 output transitions
Ensure Unique test removed 6 places
Reduce places removed 7 places and 1 transitions.
Reduce places removed 2 places and 0 transitions.
Drop transitions removed 43 transitions
Trivial Post-agglo rules discarded 43 transitions
Performed 43 trivial Post agglomeration. Transition count delta: 43
Iterating post reduction 0 with 45 rules applied. Total rules applied 46 place count 238 transition count 237
Reduce places removed 47 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 50 rules applied. Total rules applied 96 place count 191 transition count 234
Discarding 35 places :
Symmetric choice reduction at 2 with 35 rule applications. Total rules 131 place count 156 transition count 189
Ensure Unique test removed 17 places
Iterating global reduction 2 with 52 rules applied. Total rules applied 183 place count 139 transition count 189
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Drop transitions removed 17 transitions
Trivial Post-agglo rules discarded 17 transitions
Performed 17 trivial Post agglomeration. Transition count delta: 17
Iterating post reduction 2 with 36 rules applied. Total rules applied 219 place count 139 transition count 153
Reduce places removed 22 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 3 with 27 rules applied. Total rules applied 246 place count 117 transition count 148
Applied a total of 246 rules in 30 ms. Remains 117 /250 variables (removed 133) and now considering 148/281 (removed 133) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 117/250 places, 148/281 transitions.
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 13 ms
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 13 ms
[2023-03-13 23:55:16] [INFO ] Input system was already deterministic with 148 transitions.
Finished random walk after 255 steps, including 0 resets, run visited all 1 properties in 6 ms. (steps per millisecond=42 )
FORMULA NoC3x3-PT-2A-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Graph (complete) has 780 edges and 250 vertex of which 247 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.2 ms
Discarding 3 places :
Also discarding 0 output transitions
Ensure Unique test removed 6 places
Drop transitions removed 39 transitions
Trivial Post-agglo rules discarded 39 transitions
Performed 39 trivial Post agglomeration. Transition count delta: 39
Iterating post reduction 0 with 39 rules applied. Total rules applied 40 place count 241 transition count 242
Reduce places removed 39 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 1 with 43 rules applied. Total rules applied 83 place count 202 transition count 238
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 87 place count 198 transition count 238
Discarding 35 places :
Symmetric choice reduction at 3 with 35 rule applications. Total rules 122 place count 163 transition count 193
Ensure Unique test removed 17 places
Iterating global reduction 3 with 52 rules applied. Total rules applied 174 place count 146 transition count 193
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 3 with 32 rules applied. Total rules applied 206 place count 146 transition count 161
Reduce places removed 13 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 4 with 17 rules applied. Total rules applied 223 place count 133 transition count 157
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 227 place count 129 transition count 157
Applied a total of 227 rules in 39 ms. Remains 129 /250 variables (removed 121) and now considering 157/281 (removed 124) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 129/250 places, 157/281 transitions.
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 15 ms
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 15 ms
[2023-03-13 23:55:16] [INFO ] Input system was already deterministic with 157 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 6 places
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 241 transition count 281
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 41 place count 209 transition count 241
Ensure Unique test removed 16 places
Iterating global reduction 1 with 48 rules applied. Total rules applied 89 place count 193 transition count 241
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 107 place count 193 transition count 223
Applied a total of 107 rules in 10 ms. Remains 193 /250 variables (removed 57) and now considering 223/281 (removed 58) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 193/250 places, 223/281 transitions.
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 18 ms
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 18 ms
[2023-03-13 23:55:16] [INFO ] Input system was already deterministic with 223 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 6 places
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 241 transition count 281
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 44 place count 206 transition count 237
Ensure Unique test removed 18 places
Iterating global reduction 1 with 53 rules applied. Total rules applied 97 place count 188 transition count 237
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 1 with 20 rules applied. Total rules applied 117 place count 188 transition count 217
Applied a total of 117 rules in 9 ms. Remains 188 /250 variables (removed 62) and now considering 217/281 (removed 64) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 188/250 places, 217/281 transitions.
[2023-03-13 23:55:16] [INFO ] Flatten gal took : 15 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 28 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 217 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 6 places
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 241 transition count 281
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 44 place count 206 transition count 236
Ensure Unique test removed 17 places
Iterating global reduction 1 with 52 rules applied. Total rules applied 96 place count 189 transition count 236
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 115 place count 189 transition count 217
Applied a total of 115 rules in 28 ms. Remains 189 /250 variables (removed 61) and now considering 217/281 (removed 64) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 189/250 places, 217/281 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 14 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 14 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 217 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 4 places
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 244 transition count 281
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 40 place count 210 transition count 237
Ensure Unique test removed 17 places
Iterating global reduction 1 with 51 rules applied. Total rules applied 91 place count 193 transition count 237
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 110 place count 193 transition count 218
Applied a total of 110 rules in 10 ms. Remains 193 /250 variables (removed 57) and now considering 218/281 (removed 63) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 193/250 places, 218/281 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 14 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 28 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 218 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 6 places
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 242 transition count 281
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 40 place count 210 transition count 239
Ensure Unique test removed 15 places
Iterating global reduction 1 with 47 rules applied. Total rules applied 87 place count 195 transition count 239
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 1 with 17 rules applied. Total rules applied 104 place count 195 transition count 222
Applied a total of 104 rules in 7 ms. Remains 195 /250 variables (removed 55) and now considering 222/281 (removed 59) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 195/250 places, 222/281 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 11 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 11 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 222 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Graph (complete) has 780 edges and 250 vertex of which 247 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.1 ms
Discarding 3 places :
Also discarding 0 output transitions
Ensure Unique test removed 5 places
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 0 with 34 rules applied. Total rules applied 35 place count 242 transition count 247
Reduce places removed 34 places and 0 transitions.
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Iterating post reduction 1 with 41 rules applied. Total rules applied 76 place count 208 transition count 240
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 83 place count 201 transition count 240
Discarding 32 places :
Symmetric choice reduction at 3 with 32 rule applications. Total rules 115 place count 169 transition count 199
Ensure Unique test removed 15 places
Iterating global reduction 3 with 47 rules applied. Total rules applied 162 place count 154 transition count 199
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 3 with 27 rules applied. Total rules applied 189 place count 154 transition count 172
Reduce places removed 10 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 4 with 15 rules applied. Total rules applied 204 place count 144 transition count 167
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 5 with 5 rules applied. Total rules applied 209 place count 139 transition count 167
Applied a total of 209 rules in 19 ms. Remains 139 /250 variables (removed 111) and now considering 167/281 (removed 114) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 139/250 places, 167/281 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 7 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 7 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 167 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 5 places
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 244 transition count 281
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 40 place count 210 transition count 238
Ensure Unique test removed 17 places
Iterating global reduction 1 with 51 rules applied. Total rules applied 91 place count 193 transition count 238
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 110 place count 193 transition count 219
Applied a total of 110 rules in 18 ms. Remains 193 /250 variables (removed 57) and now considering 219/281 (removed 62) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 193/250 places, 219/281 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 8 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 8 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 219 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Graph (complete) has 780 edges and 250 vertex of which 247 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.2 ms
Discarding 3 places :
Also discarding 0 output transitions
Ensure Unique test removed 5 places
Drop transitions removed 39 transitions
Trivial Post-agglo rules discarded 39 transitions
Performed 39 trivial Post agglomeration. Transition count delta: 39
Iterating post reduction 0 with 39 rules applied. Total rules applied 40 place count 242 transition count 242
Reduce places removed 39 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 42 rules applied. Total rules applied 82 place count 203 transition count 239
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 85 place count 200 transition count 239
Discarding 34 places :
Symmetric choice reduction at 3 with 34 rule applications. Total rules 119 place count 166 transition count 195
Ensure Unique test removed 16 places
Iterating global reduction 3 with 50 rules applied. Total rules applied 169 place count 150 transition count 195
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Drop transitions removed 14 transitions
Trivial Post-agglo rules discarded 14 transitions
Performed 14 trivial Post agglomeration. Transition count delta: 14
Iterating post reduction 3 with 32 rules applied. Total rules applied 201 place count 150 transition count 163
Reduce places removed 14 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 4 with 16 rules applied. Total rules applied 217 place count 136 transition count 161
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 219 place count 134 transition count 161
Applied a total of 219 rules in 16 ms. Remains 134 /250 variables (removed 116) and now considering 161/281 (removed 120) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 134/250 places, 161/281 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 6 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 7 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 6 places
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 241 transition count 281
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 43 place count 207 transition count 237
Ensure Unique test removed 16 places
Iterating global reduction 1 with 50 rules applied. Total rules applied 93 place count 191 transition count 237
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 111 place count 191 transition count 219
Applied a total of 111 rules in 6 ms. Remains 191 /250 variables (removed 59) and now considering 219/281 (removed 62) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 191/250 places, 219/281 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 8 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 8 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 219 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 6 places
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 241 transition count 281
Discarding 31 places :
Symmetric choice reduction at 1 with 31 rule applications. Total rules 40 place count 210 transition count 244
Ensure Unique test removed 17 places
Iterating global reduction 1 with 48 rules applied. Total rules applied 88 place count 193 transition count 244
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 107 place count 193 transition count 225
Applied a total of 107 rules in 6 ms. Remains 193 /250 variables (removed 57) and now considering 225/281 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 193/250 places, 225/281 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 8 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 8 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 250/250 places, 281/281 transitions.
Ensure Unique test removed 6 places
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 241 transition count 281
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 43 place count 207 transition count 237
Ensure Unique test removed 17 places
Iterating global reduction 1 with 51 rules applied. Total rules applied 94 place count 190 transition count 237
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 113 place count 190 transition count 218
Applied a total of 113 rules in 8 ms. Remains 190 /250 variables (removed 60) and now considering 218/281 (removed 63) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 190/250 places, 218/281 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 7 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 7 ms
[2023-03-13 23:55:17] [INFO ] Input system was already deterministic with 218 transitions.
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 11 ms
[2023-03-13 23:55:17] [INFO ] Flatten gal took : 11 ms
[2023-03-13 23:55:17] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-13 23:55:17] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 250 places, 281 transitions and 1033 arcs took 2 ms.
Total runtime 5007 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT NoC3x3-PT-2A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA NoC3x3-PT-2A-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NoC3x3-PT-2A-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NoC3x3-PT-2A-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NoC3x3-PT-2A-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NoC3x3-PT-2A-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NoC3x3-PT-2A-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NoC3x3-PT-2A-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NoC3x3-PT-2A-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NoC3x3-PT-2A-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NoC3x3-PT-2A-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678751974879

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-2A-CTLFireability-00
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type FNDP) for 27 NoC3x3-PT-2A-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 27 NoC3x3-PT-2A-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 57 (type SRCH) for 27 NoC3x3-PT-2A-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 57 (type SRCH) for NoC3x3-PT-2A-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 53 (type FNDP) for NoC3x3-PT-2A-CTLFireability-10
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 55 (type EQUN) for NoC3x3-PT-2A-CTLFireability-10 (obsolete)
sara: try reading problem file /home/mcc/execution/375/CTLFireability-55.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 55 (type EQUN) for NoC3x3-PT-2A-CTLFireability-10
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/257 4/32 NoC3x3-PT-2A-CTLFireability-00 687139 m, 137427 m/sec, 2973658 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/257 7/32 NoC3x3-PT-2A-CTLFireability-00 1441921 m, 150956 m/sec, 6239721 t fired, .

Time elapsed: 11 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/257 10/32 NoC3x3-PT-2A-CTLFireability-00 2175264 m, 146668 m/sec, 9438613 t fired, .

Time elapsed: 16 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/257 13/32 NoC3x3-PT-2A-CTLFireability-00 2886683 m, 142283 m/sec, 12625143 t fired, .

Time elapsed: 21 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/257 17/32 NoC3x3-PT-2A-CTLFireability-00 3656805 m, 154024 m/sec, 15953910 t fired, .

Time elapsed: 26 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/257 20/32 NoC3x3-PT-2A-CTLFireability-00 4383435 m, 145326 m/sec, 19180304 t fired, .

Time elapsed: 31 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/257 23/32 NoC3x3-PT-2A-CTLFireability-00 5097371 m, 142787 m/sec, 22374531 t fired, .

Time elapsed: 36 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/257 26/32 NoC3x3-PT-2A-CTLFireability-00 5804445 m, 141414 m/sec, 25553068 t fired, .

Time elapsed: 41 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/257 29/32 NoC3x3-PT-2A-CTLFireability-00 6501215 m, 139354 m/sec, 28686028 t fired, .

Time elapsed: 46 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for NoC3x3-PT-2A-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 51 (type EXCL) for 50 NoC3x3-PT-2A-CTLFireability-15
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for NoC3x3-PT-2A-CTLFireability-15
lola: result : false
lola: markings : 113
lola: fired transitions : 452
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 NoC3x3-PT-2A-CTLFireability-14
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/295 8/32 NoC3x3-PT-2A-CTLFireability-14 1644731 m, 328946 m/sec, 2726848 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/295 14/32 NoC3x3-PT-2A-CTLFireability-14 3158816 m, 302817 m/sec, 5254791 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/295 20/32 NoC3x3-PT-2A-CTLFireability-14 4556691 m, 279575 m/sec, 7682305 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/295 27/32 NoC3x3-PT-2A-CTLFireability-14 6039291 m, 296520 m/sec, 10185904 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 48 (type EXCL) for NoC3x3-PT-2A-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 45 (type EXCL) for 44 NoC3x3-PT-2A-CTLFireability-13
lola: time limit : 320 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/320 3/32 NoC3x3-PT-2A-CTLFireability-13 542475 m, 108495 m/sec, 2737828 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/320 5/32 NoC3x3-PT-2A-CTLFireability-13 1056296 m, 102764 m/sec, 5483342 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/320 7/32 NoC3x3-PT-2A-CTLFireability-13 1624469 m, 113634 m/sec, 8280939 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/320 10/32 NoC3x3-PT-2A-CTLFireability-13 2196248 m, 114355 m/sec, 11038004 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/320 12/32 NoC3x3-PT-2A-CTLFireability-13 2759173 m, 112585 m/sec, 13764315 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/320 15/32 NoC3x3-PT-2A-CTLFireability-13 3317683 m, 111702 m/sec, 16459834 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/320 17/32 NoC3x3-PT-2A-CTLFireability-13 3882432 m, 112949 m/sec, 19169152 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/320 20/32 NoC3x3-PT-2A-CTLFireability-13 4444732 m, 112460 m/sec, 21866481 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/320 22/32 NoC3x3-PT-2A-CTLFireability-13 5012619 m, 113577 m/sec, 24590994 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/320 24/32 NoC3x3-PT-2A-CTLFireability-13 5562966 m, 110069 m/sec, 27216759 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 55/320 27/32 NoC3x3-PT-2A-CTLFireability-13 6117742 m, 110955 m/sec, 29879629 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 60/320 29/32 NoC3x3-PT-2A-CTLFireability-13 6674351 m, 111321 m/sec, 32529907 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 65/320 31/32 NoC3x3-PT-2A-CTLFireability-13 7207729 m, 106675 m/sec, 35103711 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 45 (type EXCL) for NoC3x3-PT-2A-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 39 (type EXCL) for 38 NoC3x3-PT-2A-CTLFireability-11
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for NoC3x3-PT-2A-CTLFireability-11
lola: result : false
lola: markings : 29
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 NoC3x3-PT-2A-CTLFireability-09
lola: time limit : 383 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for NoC3x3-PT-2A-CTLFireability-09
lola: result : true
lola: markings : 6091
lola: fired transitions : 7149
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 NoC3x3-PT-2A-CTLFireability-08
lola: time limit : 431 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for NoC3x3-PT-2A-CTLFireability-08
lola: result : true
lola: markings : 114
lola: fired transitions : 114
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 NoC3x3-PT-2A-CTLFireability-07
lola: time limit : 493 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/493 3/32 NoC3x3-PT-2A-CTLFireability-07 650114 m, 130022 m/sec, 2643717 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/493 6/32 NoC3x3-PT-2A-CTLFireability-07 1305146 m, 131006 m/sec, 5441487 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/493 9/32 NoC3x3-PT-2A-CTLFireability-07 2027355 m, 144441 m/sec, 8198169 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/493 12/32 NoC3x3-PT-2A-CTLFireability-07 2734493 m, 141427 m/sec, 10910626 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/493 15/32 NoC3x3-PT-2A-CTLFireability-07 3432619 m, 139625 m/sec, 13580410 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/493 18/32 NoC3x3-PT-2A-CTLFireability-07 4136744 m, 140825 m/sec, 16252987 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/493 21/32 NoC3x3-PT-2A-CTLFireability-07 4842121 m, 141075 m/sec, 18937755 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/493 24/32 NoC3x3-PT-2A-CTLFireability-07 5530932 m, 137762 m/sec, 21542866 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/493 27/32 NoC3x3-PT-2A-CTLFireability-07 6225822 m, 138978 m/sec, 24177558 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/493 30/32 NoC3x3-PT-2A-CTLFireability-07 6903230 m, 135481 m/sec, 26731952 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 19 (type EXCL) for NoC3x3-PT-2A-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 16 (type EXCL) for 15 NoC3x3-PT-2A-CTLFireability-06
lola: time limit : 566 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for NoC3x3-PT-2A-CTLFireability-06
lola: result : true
lola: markings : 29
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 NoC3x3-PT-2A-CTLFireability-05
lola: time limit : 679 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for NoC3x3-PT-2A-CTLFireability-05
lola: result : true
lola: markings : 30
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-2A-CTLFireability-01
lola: time limit : 849 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for NoC3x3-PT-2A-CTLFireability-01
lola: result : true
lola: markings : 2480
lola: fired transitions : 4928
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 NoC3x3-PT-2A-CTLFireability-12
lola: time limit : 1133 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for NoC3x3-PT-2A-CTLFireability-12
lola: result : true
lola: markings : 22
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-2A-CTLFireability-02
lola: time limit : 1699 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for NoC3x3-PT-2A-CTLFireability-02
lola: result : true
lola: markings : 239
lola: fired transitions : 296
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 NoC3x3-PT-2A-CTLFireability-04
lola: time limit : 3399 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/3399 3/32 NoC3x3-PT-2A-CTLFireability-04 678113 m, 135622 m/sec, 2626629 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/3399 7/32 NoC3x3-PT-2A-CTLFireability-04 1366220 m, 137621 m/sec, 5294363 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/3399 9/32 NoC3x3-PT-2A-CTLFireability-04 2041473 m, 135050 m/sec, 7933329 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/3399 12/32 NoC3x3-PT-2A-CTLFireability-04 2709222 m, 133549 m/sec, 10588043 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/3399 15/32 NoC3x3-PT-2A-CTLFireability-04 3394590 m, 137073 m/sec, 13309030 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/3399 19/32 NoC3x3-PT-2A-CTLFireability-04 4104311 m, 141944 m/sec, 16065338 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/3399 21/32 NoC3x3-PT-2A-CTLFireability-04 4750261 m, 129190 m/sec, 18629181 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/3399 24/32 NoC3x3-PT-2A-CTLFireability-04 5393679 m, 128683 m/sec, 21225194 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/3399 27/32 NoC3x3-PT-2A-CTLFireability-04 6034809 m, 128226 m/sec, 23831452 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/3399 30/32 NoC3x3-PT-2A-CTLFireability-04 6690734 m, 131185 m/sec, 26489136 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for NoC3x3-PT-2A-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-2A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-2A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-2A-CTLFireability-00: CTL unknown AGGR
NoC3x3-PT-2A-CTLFireability-01: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-02: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-04: CTL unknown AGGR
NoC3x3-PT-2A-CTLFireability-05: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-06: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-07: CTL unknown AGGR
NoC3x3-PT-2A-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-10: DISJ true findpath
NoC3x3-PT-2A-CTLFireability-11: CTL false CTL model checker
NoC3x3-PT-2A-CTLFireability-12: CTL true CTL model checker
NoC3x3-PT-2A-CTLFireability-13: CTL unknown AGGR
NoC3x3-PT-2A-CTLFireability-14: CTL unknown AGGR
NoC3x3-PT-2A-CTLFireability-15: CTL false CTL model checker

Time elapsed: 256 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-2A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is NoC3x3-PT-2A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863537900242"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-2A.tgz
mv NoC3x3-PT-2A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;