fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r262-smll-167863537500618
Last Updated
May 14, 2023

About the Execution of LoLA for Peterson-PT-4

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
9994.731 1039140.00 2835388.00 2907.20 ?F????????F?T?T? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r262-smll-167863537500618.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Peterson-PT-4, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-167863537500618
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.0M
-rw-r--r-- 1 mcc users 68K Feb 25 22:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 323K Feb 25 22:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 71K Feb 25 22:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 340K Feb 25 22:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 31K Feb 25 16:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 25 16:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 39K Feb 25 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 138K Feb 25 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 255K Feb 25 22:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.1M Feb 25 22:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 225K Feb 25 22:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.1M Feb 25 22:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 16:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 298K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-PT-4-CTLFireability-00
FORMULA_NAME Peterson-PT-4-CTLFireability-01
FORMULA_NAME Peterson-PT-4-CTLFireability-02
FORMULA_NAME Peterson-PT-4-CTLFireability-03
FORMULA_NAME Peterson-PT-4-CTLFireability-04
FORMULA_NAME Peterson-PT-4-CTLFireability-05
FORMULA_NAME Peterson-PT-4-CTLFireability-06
FORMULA_NAME Peterson-PT-4-CTLFireability-07
FORMULA_NAME Peterson-PT-4-CTLFireability-08
FORMULA_NAME Peterson-PT-4-CTLFireability-09
FORMULA_NAME Peterson-PT-4-CTLFireability-10
FORMULA_NAME Peterson-PT-4-CTLFireability-11
FORMULA_NAME Peterson-PT-4-CTLFireability-12
FORMULA_NAME Peterson-PT-4-CTLFireability-13
FORMULA_NAME Peterson-PT-4-CTLFireability-14
FORMULA_NAME Peterson-PT-4-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678997196957

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Peterson-PT-4
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Peterson-PT-4
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA Peterson-PT-4-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-4-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-4-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-4-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678998236097

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 13 (type EXCL) for 12 Peterson-PT-4-CTLFireability-04
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 48 (type FNDP) for 36 Peterson-PT-4-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 36 Peterson-PT-4-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 51 (type SRCH) for 36 Peterson-PT-4-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 51 (type SRCH) for Peterson-PT-4-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: try reading problem file /home/mcc/execution/CTLFireability-49.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: warning, failure of lp_solve (at job 866)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/224 2/32 Peterson-PT-4-CTLFireability-04 417434 m, 83486 m/sec, 2737038 t fired, .
48 EF FNDP 5/3587 0/5 Peterson-PT-4-CTLFireability-12 403249 t fired, 1 attempts, .
49 EF STEQ 5/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 18 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/224 5/32 Peterson-PT-4-CTLFireability-04 915469 m, 99607 m/sec, 5977497 t fired, .
48 EF FNDP 10/3587 0/5 Peterson-PT-4-CTLFireability-12 893520 t fired, 1 attempts, .
49 EF STEQ 10/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 23 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/224 7/32 Peterson-PT-4-CTLFireability-04 1415621 m, 100030 m/sec, 9262057 t fired, .
48 EF FNDP 15/3587 0/5 Peterson-PT-4-CTLFireability-12 1388934 t fired, 2 attempts, .
49 EF STEQ 15/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 28 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/224 9/32 Peterson-PT-4-CTLFireability-04 1903504 m, 97576 m/sec, 12437458 t fired, .
48 EF FNDP 20/3587 0/5 Peterson-PT-4-CTLFireability-12 1874563 t fired, 2 attempts, .
49 EF STEQ 20/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 33 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/224 11/32 Peterson-PT-4-CTLFireability-04 2404688 m, 100236 m/sec, 15739182 t fired, .
48 EF FNDP 25/3587 0/5 Peterson-PT-4-CTLFireability-12 2356921 t fired, 3 attempts, .
49 EF STEQ 25/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 38 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/224 13/32 Peterson-PT-4-CTLFireability-04 2904875 m, 100037 m/sec, 19019872 t fired, .
48 EF FNDP 30/3587 0/5 Peterson-PT-4-CTLFireability-12 2842284 t fired, 3 attempts, .
49 EF STEQ 30/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 43 secs. Pages in use: 13
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/224 16/32 Peterson-PT-4-CTLFireability-04 3397910 m, 98607 m/sec, 22198485 t fired, .
48 EF FNDP 35/3587 0/5 Peterson-PT-4-CTLFireability-12 3326988 t fired, 4 attempts, .
49 EF STEQ 35/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 48 secs. Pages in use: 16
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/224 18/32 Peterson-PT-4-CTLFireability-04 3908647 m, 102147 m/sec, 25541830 t fired, .
48 EF FNDP 40/3587 0/5 Peterson-PT-4-CTLFireability-12 3810606 t fired, 4 attempts, .
49 EF STEQ 40/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 53 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/224 20/32 Peterson-PT-4-CTLFireability-04 4405030 m, 99276 m/sec, 28753123 t fired, .
48 EF FNDP 45/3587 0/5 Peterson-PT-4-CTLFireability-12 4294145 t fired, 5 attempts, .
49 EF STEQ 45/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 58 secs. Pages in use: 20
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/224 22/32 Peterson-PT-4-CTLFireability-04 4918093 m, 102612 m/sec, 32079046 t fired, .
48 EF FNDP 50/3587 0/5 Peterson-PT-4-CTLFireability-12 4775662 t fired, 5 attempts, .
49 EF STEQ 50/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 63 secs. Pages in use: 22
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/224 25/32 Peterson-PT-4-CTLFireability-04 5421420 m, 100665 m/sec, 35337073 t fired, .
48 EF FNDP 55/3587 0/5 Peterson-PT-4-CTLFireability-12 5257783 t fired, 6 attempts, .
49 EF STEQ 55/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 68 secs. Pages in use: 25
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/224 27/32 Peterson-PT-4-CTLFireability-04 5933098 m, 102335 m/sec, 38664311 t fired, .
48 EF FNDP 60/3587 0/5 Peterson-PT-4-CTLFireability-12 5740118 t fired, 6 attempts, .
49 EF STEQ 60/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 73 secs. Pages in use: 27
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/224 29/32 Peterson-PT-4-CTLFireability-04 6433029 m, 99986 m/sec, 41900641 t fired, .
48 EF FNDP 65/3587 0/5 Peterson-PT-4-CTLFireability-12 6224225 t fired, 7 attempts, .
49 EF STEQ 65/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 78 secs. Pages in use: 29
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/224 31/32 Peterson-PT-4-CTLFireability-04 6937069 m, 100808 m/sec, 45149649 t fired, .
48 EF FNDP 70/3587 0/5 Peterson-PT-4-CTLFireability-12 6707477 t fired, 7 attempts, .
49 EF STEQ 70/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 83 secs. Pages in use: 31
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for Peterson-PT-4-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 75/3587 0/5 Peterson-PT-4-CTLFireability-12 7202229 t fired, 8 attempts, .
49 EF STEQ 75/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 Peterson-PT-4-CTLFireability-15
lola: time limit : 234 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/234 5/32 Peterson-PT-4-CTLFireability-15 754705 m, 150941 m/sec, 2182878 t fired, .
48 EF FNDP 80/3587 0/5 Peterson-PT-4-CTLFireability-12 7674831 t fired, 8 attempts, .
49 EF STEQ 80/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/234 9/32 Peterson-PT-4-CTLFireability-15 1478886 m, 144836 m/sec, 4314685 t fired, .
48 EF FNDP 85/3587 0/5 Peterson-PT-4-CTLFireability-12 8158248 t fired, 9 attempts, .
49 EF STEQ 85/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/234 12/32 Peterson-PT-4-CTLFireability-15 2124892 m, 129201 m/sec, 6353015 t fired, .
48 EF FNDP 90/3587 0/5 Peterson-PT-4-CTLFireability-12 8644063 t fired, 9 attempts, .
49 EF STEQ 90/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/234 15/32 Peterson-PT-4-CTLFireability-15 2724440 m, 119909 m/sec, 8489880 t fired, .
48 EF FNDP 95/3587 0/5 Peterson-PT-4-CTLFireability-12 9132580 t fired, 10 attempts, .
49 EF STEQ 95/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/234 18/32 Peterson-PT-4-CTLFireability-15 3308924 m, 116896 m/sec, 10625421 t fired, .
48 EF FNDP 100/3587 0/5 Peterson-PT-4-CTLFireability-12 9619474 t fired, 10 attempts, .
49 EF STEQ 100/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/234 21/32 Peterson-PT-4-CTLFireability-15 3869673 m, 112149 m/sec, 12752999 t fired, .
48 EF FNDP 105/3587 0/5 Peterson-PT-4-CTLFireability-12 10103950 t fired, 11 attempts, .
49 EF STEQ 105/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/234 24/32 Peterson-PT-4-CTLFireability-15 4414088 m, 108883 m/sec, 14782554 t fired, .
48 EF FNDP 110/3587 0/5 Peterson-PT-4-CTLFireability-12 10607249 t fired, 11 attempts, .
49 EF STEQ 110/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 40/234 26/32 Peterson-PT-4-CTLFireability-15 4923538 m, 101890 m/sec, 16741651 t fired, .
48 EF FNDP 115/3587 0/5 Peterson-PT-4-CTLFireability-12 11110493 t fired, 12 attempts, .
49 EF STEQ 115/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 45/234 29/32 Peterson-PT-4-CTLFireability-15 5461757 m, 107643 m/sec, 18789063 t fired, .
48 EF FNDP 120/3587 0/5 Peterson-PT-4-CTLFireability-12 11609797 t fired, 12 attempts, .
49 EF STEQ 120/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 50/234 32/32 Peterson-PT-4-CTLFireability-15 5967517 m, 101152 m/sec, 20806941 t fired, .
48 EF FNDP 125/3587 0/5 Peterson-PT-4-CTLFireability-12 12115014 t fired, 13 attempts, .
49 EF STEQ 125/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for Peterson-PT-4-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 130/3587 0/5 Peterson-PT-4-CTLFireability-12 12623457 t fired, 13 attempts, .
49 EF STEQ 130/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 Peterson-PT-4-CTLFireability-14
lola: time limit : 246 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/246 5/32 Peterson-PT-4-CTLFireability-14 784129 m, 156825 m/sec, 2185667 t fired, .
48 EF FNDP 135/3587 0/5 Peterson-PT-4-CTLFireability-12 13128535 t fired, 14 attempts, .
49 EF STEQ 135/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 43 (type EXCL) for Peterson-PT-4-CTLFireability-14
lola: result : true
lola: markings : 1102363
lola: fired transitions : 3239218
lola: time used : 7.000000
lola: memory pages used : 6
lola: LAUNCH task # 40 (type EXCL) for 39 Peterson-PT-4-CTLFireability-13
lola: time limit : 265 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 3/265 3/32 Peterson-PT-4-CTLFireability-13 457148 m, 91429 m/sec, 1127583 t fired, .
48 EF FNDP 140/3587 0/5 Peterson-PT-4-CTLFireability-12 13627917 t fired, 14 attempts, .
49 EF STEQ 140/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 8/265 6/32 Peterson-PT-4-CTLFireability-13 1035514 m, 115673 m/sec, 3352788 t fired, .
48 EF FNDP 145/3587 0/5 Peterson-PT-4-CTLFireability-12 14117789 t fired, 15 attempts, .
49 EF STEQ 145/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 13/265 9/32 Peterson-PT-4-CTLFireability-13 1565793 m, 106055 m/sec, 5560317 t fired, .
48 EF FNDP 150/3587 0/5 Peterson-PT-4-CTLFireability-12 14602032 t fired, 15 attempts, .
49 EF STEQ 150/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 18/265 12/32 Peterson-PT-4-CTLFireability-13 2173835 m, 121608 m/sec, 7754373 t fired, .
48 EF FNDP 155/3587 0/5 Peterson-PT-4-CTLFireability-12 15084100 t fired, 16 attempts, .
49 EF STEQ 155/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 23/265 15/32 Peterson-PT-4-CTLFireability-13 2768564 m, 118945 m/sec, 9894320 t fired, .
48 EF FNDP 160/3587 0/5 Peterson-PT-4-CTLFireability-12 15570830 t fired, 16 attempts, .
49 EF STEQ 160/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 28/265 18/32 Peterson-PT-4-CTLFireability-13 3368087 m, 119904 m/sec, 12069324 t fired, .
48 EF FNDP 165/3587 0/5 Peterson-PT-4-CTLFireability-12 16057954 t fired, 17 attempts, .
49 EF STEQ 165/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 33/265 21/32 Peterson-PT-4-CTLFireability-13 3939443 m, 114271 m/sec, 14217444 t fired, .
48 EF FNDP 170/3587 0/5 Peterson-PT-4-CTLFireability-12 16537720 t fired, 17 attempts, .
49 EF STEQ 170/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 38/265 24/32 Peterson-PT-4-CTLFireability-13 4511021 m, 114315 m/sec, 16361952 t fired, .
48 EF FNDP 175/3587 0/5 Peterson-PT-4-CTLFireability-12 17017260 t fired, 18 attempts, .
49 EF STEQ 175/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 43/265 27/32 Peterson-PT-4-CTLFireability-13 5069625 m, 111720 m/sec, 18479316 t fired, .
48 EF FNDP 180/3587 0/5 Peterson-PT-4-CTLFireability-12 17498560 t fired, 18 attempts, .
49 EF STEQ 180/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 48/265 30/32 Peterson-PT-4-CTLFireability-13 5612059 m, 108486 m/sec, 20615513 t fired, .
48 EF FNDP 185/3587 0/5 Peterson-PT-4-CTLFireability-12 17977926 t fired, 18 attempts, .
49 EF STEQ 185/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for Peterson-PT-4-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 190/3587 0/5 Peterson-PT-4-CTLFireability-12 18453187 t fired, 19 attempts, .
49 EF STEQ 190/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 Peterson-PT-4-CTLFireability-11
lola: time limit : 283 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/283 2/32 Peterson-PT-4-CTLFireability-11 346878 m, 69375 m/sec, 1991186 t fired, .
48 EF FNDP 195/3587 0/5 Peterson-PT-4-CTLFireability-12 18930303 t fired, 19 attempts, .
49 EF STEQ 195/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/283 4/32 Peterson-PT-4-CTLFireability-11 672906 m, 65205 m/sec, 3943790 t fired, .
48 EF FNDP 200/3587 0/5 Peterson-PT-4-CTLFireability-12 19409437 t fired, 20 attempts, .
49 EF STEQ 200/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/283 6/32 Peterson-PT-4-CTLFireability-11 981201 m, 61659 m/sec, 5863346 t fired, .
48 EF FNDP 205/3587 0/5 Peterson-PT-4-CTLFireability-12 19898598 t fired, 20 attempts, .
49 EF STEQ 205/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/283 8/32 Peterson-PT-4-CTLFireability-11 1309869 m, 65733 m/sec, 7768094 t fired, .
48 EF FNDP 210/3587 0/5 Peterson-PT-4-CTLFireability-12 20378888 t fired, 21 attempts, .
49 EF STEQ 210/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/283 9/32 Peterson-PT-4-CTLFireability-11 1620674 m, 62161 m/sec, 9709299 t fired, .
48 EF FNDP 215/3587 0/5 Peterson-PT-4-CTLFireability-12 20860716 t fired, 21 attempts, .
49 EF STEQ 215/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/283 11/32 Peterson-PT-4-CTLFireability-11 1946160 m, 65097 m/sec, 11572544 t fired, .
48 EF FNDP 220/3587 0/5 Peterson-PT-4-CTLFireability-12 21344340 t fired, 22 attempts, .
49 EF STEQ 220/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/283 13/32 Peterson-PT-4-CTLFireability-11 2245750 m, 59918 m/sec, 13379351 t fired, .
48 EF FNDP 225/3587 0/5 Peterson-PT-4-CTLFireability-12 21828620 t fired, 22 attempts, .
49 EF STEQ 225/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/283 14/32 Peterson-PT-4-CTLFireability-11 2550212 m, 60892 m/sec, 15286590 t fired, .
48 EF FNDP 230/3587 0/5 Peterson-PT-4-CTLFireability-12 22315176 t fired, 23 attempts, .
49 EF STEQ 230/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/283 16/32 Peterson-PT-4-CTLFireability-11 2867361 m, 63429 m/sec, 17104664 t fired, .
48 EF FNDP 235/3587 0/5 Peterson-PT-4-CTLFireability-12 22821683 t fired, 23 attempts, .
49 EF STEQ 235/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/283 17/32 Peterson-PT-4-CTLFireability-11 3175004 m, 61528 m/sec, 18934594 t fired, .
48 EF FNDP 240/3587 0/5 Peterson-PT-4-CTLFireability-12 23325514 t fired, 24 attempts, .
49 EF STEQ 240/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/283 19/32 Peterson-PT-4-CTLFireability-11 3469355 m, 58870 m/sec, 20796361 t fired, .
48 EF FNDP 245/3587 0/5 Peterson-PT-4-CTLFireability-12 23827936 t fired, 24 attempts, .
49 EF STEQ 245/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/283 20/32 Peterson-PT-4-CTLFireability-11 3770502 m, 60229 m/sec, 22602307 t fired, .
48 EF FNDP 250/3587 0/5 Peterson-PT-4-CTLFireability-12 24332149 t fired, 25 attempts, .
49 EF STEQ 250/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/283 22/32 Peterson-PT-4-CTLFireability-11 4069783 m, 59856 m/sec, 24398076 t fired, .
48 EF FNDP 255/3587 0/5 Peterson-PT-4-CTLFireability-12 24838275 t fired, 25 attempts, .
49 EF STEQ 255/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/283 23/32 Peterson-PT-4-CTLFireability-11 4375073 m, 61058 m/sec, 26230083 t fired, .
48 EF FNDP 260/3587 0/5 Peterson-PT-4-CTLFireability-12 25344334 t fired, 26 attempts, .
49 EF STEQ 260/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/283 25/32 Peterson-PT-4-CTLFireability-11 4680418 m, 61069 m/sec, 28062094 t fired, .
48 EF FNDP 265/3587 0/5 Peterson-PT-4-CTLFireability-12 25850831 t fired, 26 attempts, .
49 EF STEQ 265/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/283 27/32 Peterson-PT-4-CTLFireability-11 4973965 m, 58709 m/sec, 29822659 t fired, .
48 EF FNDP 270/3587 0/5 Peterson-PT-4-CTLFireability-12 26353975 t fired, 27 attempts, .
49 EF STEQ 270/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 85/283 28/32 Peterson-PT-4-CTLFireability-11 5275763 m, 60359 m/sec, 31633409 t fired, .
48 EF FNDP 275/3587 0/5 Peterson-PT-4-CTLFireability-12 26855927 t fired, 27 attempts, .
49 EF STEQ 275/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 90/283 30/32 Peterson-PT-4-CTLFireability-11 5577175 m, 60282 m/sec, 33440732 t fired, .
48 EF FNDP 280/3587 0/5 Peterson-PT-4-CTLFireability-12 27358671 t fired, 28 attempts, .
49 EF STEQ 280/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 95/283 31/32 Peterson-PT-4-CTLFireability-11 5872412 m, 59047 m/sec, 35213457 t fired, .
48 EF FNDP 285/3587 0/5 Peterson-PT-4-CTLFireability-12 27858887 t fired, 28 attempts, .
49 EF STEQ 285/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for Peterson-PT-4-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 290/3587 0/5 Peterson-PT-4-CTLFireability-12 28362341 t fired, 29 attempts, .
49 EF STEQ 290/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 Peterson-PT-4-CTLFireability-10
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Peterson-PT-4-CTLFireability-10
lola: result : false
lola: markings : 1358
lola: fired transitions : 2252
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Peterson-PT-4-CTLFireability-09
lola: time limit : 329 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/329 4/32 Peterson-PT-4-CTLFireability-09 608678 m, 121735 m/sec, 2473250 t fired, .
48 EF FNDP 295/3587 0/5 Peterson-PT-4-CTLFireability-12 28868543 t fired, 29 attempts, .
49 EF STEQ 295/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 308 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/329 7/32 Peterson-PT-4-CTLFireability-09 1232638 m, 124792 m/sec, 4858323 t fired, .
48 EF FNDP 300/3587 0/5 Peterson-PT-4-CTLFireability-12 29376889 t fired, 30 attempts, .
49 EF STEQ 300/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 313 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/329 10/32 Peterson-PT-4-CTLFireability-09 1771930 m, 107858 m/sec, 7133718 t fired, .
48 EF FNDP 305/3587 0/5 Peterson-PT-4-CTLFireability-12 29875443 t fired, 30 attempts, .
49 EF STEQ 305/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 318 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/329 13/32 Peterson-PT-4-CTLFireability-09 2327055 m, 111025 m/sec, 9460791 t fired, .
48 EF FNDP 310/3587 0/5 Peterson-PT-4-CTLFireability-12 30382234 t fired, 31 attempts, .
49 EF STEQ 310/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 323 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/329 16/32 Peterson-PT-4-CTLFireability-09 2827832 m, 100155 m/sec, 11804688 t fired, .
48 EF FNDP 315/3587 0/5 Peterson-PT-4-CTLFireability-12 30888884 t fired, 31 attempts, .
49 EF STEQ 315/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 328 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/329 18/32 Peterson-PT-4-CTLFireability-09 3335067 m, 101447 m/sec, 14123307 t fired, .
48 EF FNDP 320/3587 0/5 Peterson-PT-4-CTLFireability-12 31390936 t fired, 32 attempts, .
49 EF STEQ 320/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 333 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/329 21/32 Peterson-PT-4-CTLFireability-09 3812041 m, 95394 m/sec, 16425393 t fired, .
48 EF FNDP 325/3587 0/5 Peterson-PT-4-CTLFireability-12 31892308 t fired, 32 attempts, .
49 EF STEQ 325/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 338 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/329 23/32 Peterson-PT-4-CTLFireability-09 4307389 m, 99069 m/sec, 18721708 t fired, .
48 EF FNDP 330/3587 0/5 Peterson-PT-4-CTLFireability-12 32396502 t fired, 33 attempts, .
49 EF STEQ 330/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 343 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/329 26/32 Peterson-PT-4-CTLFireability-09 4766216 m, 91765 m/sec, 20960613 t fired, .
48 EF FNDP 335/3587 0/5 Peterson-PT-4-CTLFireability-12 32902564 t fired, 33 attempts, .
49 EF STEQ 335/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 348 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/329 28/32 Peterson-PT-4-CTLFireability-09 5236802 m, 94117 m/sec, 23202645 t fired, .
48 EF FNDP 340/3587 0/5 Peterson-PT-4-CTLFireability-12 33388279 t fired, 34 attempts, .
49 EF STEQ 340/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 353 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/329 30/32 Peterson-PT-4-CTLFireability-09 5701986 m, 93036 m/sec, 25523122 t fired, .
48 EF FNDP 345/3587 0/5 Peterson-PT-4-CTLFireability-12 33898085 t fired, 34 attempts, .
49 EF STEQ 345/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 358 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for Peterson-PT-4-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 350/3587 0/5 Peterson-PT-4-CTLFireability-12 34406088 t fired, 35 attempts, .
49 EF STEQ 350/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 363 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 Peterson-PT-4-CTLFireability-08
lola: time limit : 359 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/359 5/32 Peterson-PT-4-CTLFireability-08 812086 m, 162417 m/sec, 2318844 t fired, .
48 EF FNDP 355/3587 0/5 Peterson-PT-4-CTLFireability-12 34913938 t fired, 35 attempts, .
49 EF STEQ 355/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 368 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/359 9/32 Peterson-PT-4-CTLFireability-08 1539961 m, 145575 m/sec, 4534127 t fired, .
48 EF FNDP 360/3587 0/5 Peterson-PT-4-CTLFireability-12 35416980 t fired, 36 attempts, .
49 EF STEQ 360/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 373 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/359 13/32 Peterson-PT-4-CTLFireability-08 2248694 m, 141746 m/sec, 6777879 t fired, .
48 EF FNDP 365/3587 0/5 Peterson-PT-4-CTLFireability-12 35909762 t fired, 36 attempts, .
49 EF STEQ 365/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 378 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/359 16/32 Peterson-PT-4-CTLFireability-08 2872530 m, 124767 m/sec, 9050858 t fired, .
48 EF FNDP 370/3587 0/5 Peterson-PT-4-CTLFireability-12 36390793 t fired, 37 attempts, .
49 EF STEQ 370/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 383 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/359 19/32 Peterson-PT-4-CTLFireability-08 3489195 m, 123333 m/sec, 11306198 t fired, .
48 EF FNDP 375/3587 0/5 Peterson-PT-4-CTLFireability-12 36898717 t fired, 37 attempts, .
49 EF STEQ 375/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 388 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/359 22/32 Peterson-PT-4-CTLFireability-08 4081718 m, 118504 m/sec, 13541490 t fired, .
48 EF FNDP 380/3587 0/5 Peterson-PT-4-CTLFireability-12 37402244 t fired, 38 attempts, .
49 EF STEQ 380/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 393 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/359 25/32 Peterson-PT-4-CTLFireability-08 4659879 m, 115632 m/sec, 15710448 t fired, .
48 EF FNDP 385/3587 0/5 Peterson-PT-4-CTLFireability-12 37912011 t fired, 38 attempts, .
49 EF STEQ 385/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 398 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/359 28/32 Peterson-PT-4-CTLFireability-08 5227039 m, 113432 m/sec, 17847871 t fired, .
48 EF FNDP 390/3587 0/5 Peterson-PT-4-CTLFireability-12 38420639 t fired, 39 attempts, .
49 EF STEQ 390/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 403 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/359 31/32 Peterson-PT-4-CTLFireability-08 5777516 m, 110095 m/sec, 20019756 t fired, .
48 EF FNDP 395/3587 0/5 Peterson-PT-4-CTLFireability-12 38933572 t fired, 39 attempts, .
49 EF STEQ 395/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 408 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for Peterson-PT-4-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 400/3587 0/5 Peterson-PT-4-CTLFireability-12 39446467 t fired, 40 attempts, .
49 EF STEQ 400/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 413 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 Peterson-PT-4-CTLFireability-07
lola: time limit : 398 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/398 3/32 Peterson-PT-4-CTLFireability-07 439382 m, 87876 m/sec, 2183096 t fired, .
48 EF FNDP 405/3587 0/5 Peterson-PT-4-CTLFireability-12 39962433 t fired, 40 attempts, .
49 EF STEQ 405/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 418 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/398 5/32 Peterson-PT-4-CTLFireability-07 901770 m, 92477 m/sec, 4492961 t fired, .
48 EF FNDP 410/3587 0/5 Peterson-PT-4-CTLFireability-12 40470433 t fired, 41 attempts, .
49 EF STEQ 410/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 423 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/398 8/32 Peterson-PT-4-CTLFireability-07 1356326 m, 90911 m/sec, 6787363 t fired, .
48 EF FNDP 415/3587 0/5 Peterson-PT-4-CTLFireability-12 40976260 t fired, 41 attempts, .
49 EF STEQ 415/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 428 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/398 10/32 Peterson-PT-4-CTLFireability-07 1810528 m, 90840 m/sec, 9015822 t fired, .
48 EF FNDP 420/3587 0/5 Peterson-PT-4-CTLFireability-12 41472764 t fired, 42 attempts, .
49 EF STEQ 420/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 433 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/398 13/32 Peterson-PT-4-CTLFireability-07 2261453 m, 90185 m/sec, 11227031 t fired, .
48 EF FNDP 425/3587 0/5 Peterson-PT-4-CTLFireability-12 41967323 t fired, 42 attempts, .
49 EF STEQ 425/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 438 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/398 15/32 Peterson-PT-4-CTLFireability-07 2710499 m, 89809 m/sec, 13504447 t fired, .
48 EF FNDP 430/3587 0/5 Peterson-PT-4-CTLFireability-12 42479549 t fired, 43 attempts, .
49 EF STEQ 430/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 443 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/398 17/32 Peterson-PT-4-CTLFireability-07 3156065 m, 89113 m/sec, 15738070 t fired, .
48 EF FNDP 435/3587 0/5 Peterson-PT-4-CTLFireability-12 42992241 t fired, 43 attempts, .
49 EF STEQ 435/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 448 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/398 20/32 Peterson-PT-4-CTLFireability-07 3593121 m, 87411 m/sec, 17936160 t fired, .
48 EF FNDP 440/3587 0/5 Peterson-PT-4-CTLFireability-12 43506630 t fired, 44 attempts, .
49 EF STEQ 440/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 453 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/398 22/32 Peterson-PT-4-CTLFireability-07 4017340 m, 84843 m/sec, 20140985 t fired, .
48 EF FNDP 445/3587 0/5 Peterson-PT-4-CTLFireability-12 44021672 t fired, 45 attempts, .
49 EF STEQ 445/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 458 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/398 24/32 Peterson-PT-4-CTLFireability-07 4446162 m, 85764 m/sec, 22306104 t fired, .
48 EF FNDP 450/3587 0/5 Peterson-PT-4-CTLFireability-12 44532589 t fired, 45 attempts, .
49 EF STEQ 450/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 463 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/398 26/32 Peterson-PT-4-CTLFireability-07 4885139 m, 87795 m/sec, 24517213 t fired, .
48 EF FNDP 455/3587 0/5 Peterson-PT-4-CTLFireability-12 45043994 t fired, 46 attempts, .
49 EF STEQ 455/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 468 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/398 28/32 Peterson-PT-4-CTLFireability-07 5312658 m, 85503 m/sec, 26666176 t fired, .
48 EF FNDP 460/3587 0/5 Peterson-PT-4-CTLFireability-12 45549660 t fired, 46 attempts, .
49 EF STEQ 460/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 473 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/398 31/32 Peterson-PT-4-CTLFireability-07 5740850 m, 85638 m/sec, 28815853 t fired, .
48 EF FNDP 465/3587 0/5 Peterson-PT-4-CTLFireability-12 46037092 t fired, 47 attempts, .
49 EF STEQ 465/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 478 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for Peterson-PT-4-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 470/3587 0/5 Peterson-PT-4-CTLFireability-12 46546510 t fired, 47 attempts, .
49 EF STEQ 470/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 483 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 Peterson-PT-4-CTLFireability-06
lola: time limit : 445 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/445 2/32 Peterson-PT-4-CTLFireability-06 252820 m, 50564 m/sec, 1978179 t fired, .
48 EF FNDP 475/3587 0/5 Peterson-PT-4-CTLFireability-12 47056670 t fired, 48 attempts, .
49 EF STEQ 475/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 488 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/445 3/32 Peterson-PT-4-CTLFireability-06 436509 m, 36737 m/sec, 4041633 t fired, .
48 EF FNDP 480/3587 0/5 Peterson-PT-4-CTLFireability-12 47544138 t fired, 48 attempts, .
49 EF STEQ 480/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 493 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/445 4/32 Peterson-PT-4-CTLFireability-06 605598 m, 33817 m/sec, 6080151 t fired, .
48 EF FNDP 485/3587 0/5 Peterson-PT-4-CTLFireability-12 48053314 t fired, 49 attempts, .
49 EF STEQ 485/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 498 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/445 5/32 Peterson-PT-4-CTLFireability-06 874123 m, 53705 m/sec, 8071967 t fired, .
48 EF FNDP 490/3587 0/5 Peterson-PT-4-CTLFireability-12 48560862 t fired, 49 attempts, .
49 EF STEQ 490/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 503 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/445 6/32 Peterson-PT-4-CTLFireability-06 1031832 m, 31541 m/sec, 10066136 t fired, .
48 EF FNDP 495/3587 0/5 Peterson-PT-4-CTLFireability-12 49068072 t fired, 50 attempts, .
49 EF STEQ 495/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 508 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/445 7/32 Peterson-PT-4-CTLFireability-06 1199797 m, 33593 m/sec, 12046316 t fired, .
48 EF FNDP 500/3587 0/5 Peterson-PT-4-CTLFireability-12 49574268 t fired, 50 attempts, .
49 EF STEQ 500/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 513 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/445 8/32 Peterson-PT-4-CTLFireability-06 1439376 m, 47915 m/sec, 14024768 t fired, .
48 EF FNDP 505/3587 0/5 Peterson-PT-4-CTLFireability-12 50083406 t fired, 51 attempts, .
49 EF STEQ 505/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 518 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/445 9/32 Peterson-PT-4-CTLFireability-06 1618245 m, 35773 m/sec, 15956156 t fired, .
48 EF FNDP 510/3587 0/5 Peterson-PT-4-CTLFireability-12 50593006 t fired, 51 attempts, .
49 EF STEQ 510/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 523 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/445 10/32 Peterson-PT-4-CTLFireability-06 1796913 m, 35733 m/sec, 17911990 t fired, .
48 EF FNDP 515/3587 0/5 Peterson-PT-4-CTLFireability-12 51101167 t fired, 52 attempts, .
49 EF STEQ 515/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 528 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/445 11/32 Peterson-PT-4-CTLFireability-06 2016160 m, 43849 m/sec, 19862188 t fired, .
48 EF FNDP 520/3587 0/5 Peterson-PT-4-CTLFireability-12 51602289 t fired, 52 attempts, .
49 EF STEQ 520/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 533 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/445 12/32 Peterson-PT-4-CTLFireability-06 2183267 m, 33421 m/sec, 21769715 t fired, .
48 EF FNDP 525/3587 0/5 Peterson-PT-4-CTLFireability-12 52108384 t fired, 53 attempts, .
49 EF STEQ 525/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 538 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/445 13/32 Peterson-PT-4-CTLFireability-06 2335254 m, 30397 m/sec, 23663038 t fired, .
48 EF FNDP 530/3587 0/5 Peterson-PT-4-CTLFireability-12 52614340 t fired, 53 attempts, .
49 EF STEQ 530/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 543 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/445 14/32 Peterson-PT-4-CTLFireability-06 2511039 m, 35157 m/sec, 25593320 t fired, .
48 EF FNDP 535/3587 0/5 Peterson-PT-4-CTLFireability-12 53123821 t fired, 54 attempts, .
49 EF STEQ 535/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 548 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/445 15/32 Peterson-PT-4-CTLFireability-06 2736032 m, 44998 m/sec, 27522407 t fired, .
48 EF FNDP 540/3587 0/5 Peterson-PT-4-CTLFireability-12 53633308 t fired, 54 attempts, .
49 EF STEQ 540/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 553 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 75/445 16/32 Peterson-PT-4-CTLFireability-06 2895537 m, 31901 m/sec, 29483042 t fired, .
48 EF FNDP 545/3587 0/5 Peterson-PT-4-CTLFireability-12 54143288 t fired, 55 attempts, .
49 EF STEQ 545/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 558 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 80/445 17/32 Peterson-PT-4-CTLFireability-06 3107643 m, 42421 m/sec, 31319760 t fired, .
48 EF FNDP 550/3587 0/5 Peterson-PT-4-CTLFireability-12 54656406 t fired, 55 attempts, .
49 EF STEQ 550/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 563 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 85/445 18/32 Peterson-PT-4-CTLFireability-06 3281607 m, 34792 m/sec, 33184821 t fired, .
48 EF FNDP 555/3587 0/5 Peterson-PT-4-CTLFireability-12 55166152 t fired, 56 attempts, .
49 EF STEQ 555/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 568 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 90/445 19/32 Peterson-PT-4-CTLFireability-06 3446551 m, 32988 m/sec, 35036324 t fired, .
48 EF FNDP 560/3587 0/5 Peterson-PT-4-CTLFireability-12 55675718 t fired, 56 attempts, .
49 EF STEQ 560/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 573 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 95/445 20/32 Peterson-PT-4-CTLFireability-06 3622329 m, 35155 m/sec, 36908858 t fired, .
48 EF FNDP 565/3587 0/5 Peterson-PT-4-CTLFireability-12 56186066 t fired, 57 attempts, .
49 EF STEQ 565/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 578 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 100/445 20/32 Peterson-PT-4-CTLFireability-06 3786580 m, 32850 m/sec, 38753067 t fired, .
48 EF FNDP 570/3587 0/5 Peterson-PT-4-CTLFireability-12 56698072 t fired, 57 attempts, .
49 EF STEQ 570/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 583 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 105/445 21/32 Peterson-PT-4-CTLFireability-06 3941911 m, 31066 m/sec, 40643842 t fired, .
48 EF FNDP 575/3587 0/5 Peterson-PT-4-CTLFireability-12 57187910 t fired, 58 attempts, .
49 EF STEQ 575/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 588 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 110/445 22/32 Peterson-PT-4-CTLFireability-06 4118201 m, 35258 m/sec, 42560588 t fired, .
48 EF FNDP 580/3587 0/5 Peterson-PT-4-CTLFireability-12 57693942 t fired, 58 attempts, .
49 EF STEQ 580/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 593 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 115/445 23/32 Peterson-PT-4-CTLFireability-06 4289831 m, 34326 m/sec, 44458383 t fired, .
48 EF FNDP 585/3587 0/5 Peterson-PT-4-CTLFireability-12 58203986 t fired, 59 attempts, .
49 EF STEQ 585/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 598 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 120/445 24/32 Peterson-PT-4-CTLFireability-06 4454737 m, 32981 m/sec, 46280371 t fired, .
48 EF FNDP 590/3587 0/5 Peterson-PT-4-CTLFireability-12 58662367 t fired, 59 attempts, .
49 EF STEQ 590/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 603 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 125/445 25/32 Peterson-PT-4-CTLFireability-06 4624843 m, 34021 m/sec, 48159297 t fired, .
48 EF FNDP 595/3587 0/5 Peterson-PT-4-CTLFireability-12 59169416 t fired, 60 attempts, .
49 EF STEQ 595/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 608 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 130/445 26/32 Peterson-PT-4-CTLFireability-06 4803792 m, 35789 m/sec, 50085919 t fired, .
48 EF FNDP 600/3587 0/5 Peterson-PT-4-CTLFireability-12 59676283 t fired, 60 attempts, .
49 EF STEQ 600/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 613 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 135/445 27/32 Peterson-PT-4-CTLFireability-06 4980048 m, 35251 m/sec, 51942222 t fired, .
48 EF FNDP 605/3587 0/5 Peterson-PT-4-CTLFireability-12 60174689 t fired, 61 attempts, .
49 EF STEQ 605/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 618 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 140/445 27/32 Peterson-PT-4-CTLFireability-06 5154468 m, 34884 m/sec, 53836375 t fired, .
48 EF FNDP 610/3587 0/5 Peterson-PT-4-CTLFireability-12 60665836 t fired, 61 attempts, .
49 EF STEQ 610/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 623 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 145/445 28/32 Peterson-PT-4-CTLFireability-06 5324903 m, 34087 m/sec, 55622005 t fired, .
48 EF FNDP 615/3587 0/5 Peterson-PT-4-CTLFireability-12 61168932 t fired, 62 attempts, .
49 EF STEQ 615/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 628 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 150/445 29/32 Peterson-PT-4-CTLFireability-06 5498935 m, 34806 m/sec, 57417641 t fired, .
48 EF FNDP 620/3587 0/5 Peterson-PT-4-CTLFireability-12 61676616 t fired, 62 attempts, .
49 EF STEQ 620/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 633 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 155/445 30/32 Peterson-PT-4-CTLFireability-06 5680769 m, 36366 m/sec, 59246673 t fired, .
48 EF FNDP 625/3587 0/5 Peterson-PT-4-CTLFireability-12 62179122 t fired, 63 attempts, .
49 EF STEQ 625/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 638 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 160/445 31/32 Peterson-PT-4-CTLFireability-06 5855265 m, 34899 m/sec, 61086821 t fired, .
48 EF FNDP 630/3587 0/5 Peterson-PT-4-CTLFireability-12 62682532 t fired, 63 attempts, .
49 EF STEQ 630/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 643 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 165/445 32/32 Peterson-PT-4-CTLFireability-06 6035101 m, 35967 m/sec, 62903395 t fired, .
48 EF FNDP 635/3587 0/5 Peterson-PT-4-CTLFireability-12 63186833 t fired, 64 attempts, .
49 EF STEQ 635/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 648 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for Peterson-PT-4-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 640/3587 0/5 Peterson-PT-4-CTLFireability-12 63691768 t fired, 64 attempts, .
49 EF STEQ 640/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 653 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 Peterson-PT-4-CTLFireability-03
lola: time limit : 491 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/491 2/32 Peterson-PT-4-CTLFireability-03 348132 m, 69626 m/sec, 2307848 t fired, .
48 EF FNDP 645/3587 0/5 Peterson-PT-4-CTLFireability-12 64194144 t fired, 65 attempts, .
49 EF STEQ 645/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 658 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/491 4/32 Peterson-PT-4-CTLFireability-03 675763 m, 65526 m/sec, 4572050 t fired, .
48 EF FNDP 650/3587 0/5 Peterson-PT-4-CTLFireability-12 64696561 t fired, 65 attempts, .
49 EF STEQ 650/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 663 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/491 6/32 Peterson-PT-4-CTLFireability-03 1008469 m, 66541 m/sec, 6821749 t fired, .
48 EF FNDP 655/3587 0/5 Peterson-PT-4-CTLFireability-12 65201115 t fired, 66 attempts, .
49 EF STEQ 655/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 668 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/491 8/32 Peterson-PT-4-CTLFireability-03 1331212 m, 64548 m/sec, 9064681 t fired, .
48 EF FNDP 660/3587 0/5 Peterson-PT-4-CTLFireability-12 65707149 t fired, 66 attempts, .
49 EF STEQ 660/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 673 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/491 9/32 Peterson-PT-4-CTLFireability-03 1654375 m, 64632 m/sec, 11275230 t fired, .
48 EF FNDP 665/3587 0/5 Peterson-PT-4-CTLFireability-12 66214165 t fired, 67 attempts, .
49 EF STEQ 665/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 678 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/491 11/32 Peterson-PT-4-CTLFireability-03 1977247 m, 64574 m/sec, 13486426 t fired, .
48 EF FNDP 670/3587 0/5 Peterson-PT-4-CTLFireability-12 66724132 t fired, 67 attempts, .
49 EF STEQ 670/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 683 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/491 13/32 Peterson-PT-4-CTLFireability-03 2290846 m, 62719 m/sec, 15648577 t fired, .
48 EF FNDP 675/3587 0/5 Peterson-PT-4-CTLFireability-12 67234503 t fired, 68 attempts, .
49 EF STEQ 675/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 688 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/491 14/32 Peterson-PT-4-CTLFireability-03 2609839 m, 63798 m/sec, 17812317 t fired, .
48 EF FNDP 680/3587 0/5 Peterson-PT-4-CTLFireability-12 67742734 t fired, 68 attempts, .
49 EF STEQ 680/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 693 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/491 16/32 Peterson-PT-4-CTLFireability-03 2923554 m, 62743 m/sec, 19991675 t fired, .
48 EF FNDP 685/3587 0/5 Peterson-PT-4-CTLFireability-12 68250835 t fired, 69 attempts, .
49 EF STEQ 685/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 698 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/491 18/32 Peterson-PT-4-CTLFireability-03 3236008 m, 62490 m/sec, 22097344 t fired, .
48 EF FNDP 690/3587 0/5 Peterson-PT-4-CTLFireability-12 68756292 t fired, 69 attempts, .
49 EF STEQ 690/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 703 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/491 19/32 Peterson-PT-4-CTLFireability-03 3546897 m, 62177 m/sec, 24202152 t fired, .
48 EF FNDP 695/3587 0/5 Peterson-PT-4-CTLFireability-12 69263229 t fired, 70 attempts, .
49 EF STEQ 695/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 708 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/491 21/32 Peterson-PT-4-CTLFireability-03 3842905 m, 59201 m/sec, 26296524 t fired, .
48 EF FNDP 700/3587 0/5 Peterson-PT-4-CTLFireability-12 69770574 t fired, 70 attempts, .
49 EF STEQ 700/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 713 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/491 22/32 Peterson-PT-4-CTLFireability-03 4147271 m, 60873 m/sec, 28468646 t fired, .
48 EF FNDP 705/3587 0/5 Peterson-PT-4-CTLFireability-12 70276824 t fired, 71 attempts, .
49 EF STEQ 705/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 718 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/491 24/32 Peterson-PT-4-CTLFireability-03 4453760 m, 61297 m/sec, 30586177 t fired, .
48 EF FNDP 710/3587 0/5 Peterson-PT-4-CTLFireability-12 70781065 t fired, 71 attempts, .
49 EF STEQ 710/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 723 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/491 25/32 Peterson-PT-4-CTLFireability-03 4768728 m, 62993 m/sec, 32780409 t fired, .
48 EF FNDP 715/3587 0/5 Peterson-PT-4-CTLFireability-12 71286950 t fired, 72 attempts, .
49 EF STEQ 715/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 728 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/491 27/32 Peterson-PT-4-CTLFireability-03 5078738 m, 62002 m/sec, 34936045 t fired, .
48 EF FNDP 720/3587 0/5 Peterson-PT-4-CTLFireability-12 71795428 t fired, 72 attempts, .
49 EF STEQ 720/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 733 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/491 29/32 Peterson-PT-4-CTLFireability-03 5380647 m, 60381 m/sec, 37019457 t fired, .
48 EF FNDP 725/3587 0/5 Peterson-PT-4-CTLFireability-12 72304169 t fired, 73 attempts, .
49 EF STEQ 725/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 738 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/491 30/32 Peterson-PT-4-CTLFireability-03 5693142 m, 62499 m/sec, 39149270 t fired, .
48 EF FNDP 730/3587 0/5 Peterson-PT-4-CTLFireability-12 72814996 t fired, 73 attempts, .
49 EF STEQ 730/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 743 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/491 32/32 Peterson-PT-4-CTLFireability-03 6005889 m, 62549 m/sec, 41273496 t fired, .
48 EF FNDP 735/3587 0/5 Peterson-PT-4-CTLFireability-12 73323735 t fired, 74 attempts, .
49 EF STEQ 735/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 748 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for Peterson-PT-4-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 740/3587 0/5 Peterson-PT-4-CTLFireability-12 73830476 t fired, 74 attempts, .
49 EF STEQ 740/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 753 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 Peterson-PT-4-CTLFireability-02
lola: time limit : 569 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/569 2/32 Peterson-PT-4-CTLFireability-02 355979 m, 71195 m/sec, 2447761 t fired, .
48 EF FNDP 745/3587 0/5 Peterson-PT-4-CTLFireability-12 74334240 t fired, 75 attempts, .
49 EF STEQ 745/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 758 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/569 4/32 Peterson-PT-4-CTLFireability-02 695216 m, 67847 m/sec, 4857498 t fired, .
48 EF FNDP 750/3587 0/5 Peterson-PT-4-CTLFireability-12 74836471 t fired, 75 attempts, .
49 EF STEQ 750/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 763 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/569 6/32 Peterson-PT-4-CTLFireability-02 1030391 m, 67035 m/sec, 7232209 t fired, .
48 EF FNDP 755/3587 0/5 Peterson-PT-4-CTLFireability-12 75339602 t fired, 76 attempts, .
49 EF STEQ 755/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 768 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/569 8/32 Peterson-PT-4-CTLFireability-02 1354450 m, 64811 m/sec, 9603798 t fired, .
48 EF FNDP 760/3587 0/5 Peterson-PT-4-CTLFireability-12 75844260 t fired, 76 attempts, .
49 EF STEQ 760/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 773 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/569 10/32 Peterson-PT-4-CTLFireability-02 1685537 m, 66217 m/sec, 11916436 t fired, .
48 EF FNDP 765/3587 0/5 Peterson-PT-4-CTLFireability-12 76351911 t fired, 77 attempts, .
49 EF STEQ 765/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 778 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/569 11/32 Peterson-PT-4-CTLFireability-02 2011337 m, 65160 m/sec, 14243149 t fired, .
48 EF FNDP 770/3587 0/5 Peterson-PT-4-CTLFireability-12 76859955 t fired, 77 attempts, .
49 EF STEQ 770/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 783 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/569 13/32 Peterson-PT-4-CTLFireability-02 2319950 m, 61722 m/sec, 16497233 t fired, .
48 EF FNDP 775/3587 0/5 Peterson-PT-4-CTLFireability-12 77363549 t fired, 78 attempts, .
49 EF STEQ 775/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 788 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/569 15/32 Peterson-PT-4-CTLFireability-02 2647253 m, 65460 m/sec, 18775451 t fired, .
48 EF FNDP 780/3587 0/5 Peterson-PT-4-CTLFireability-12 77866339 t fired, 78 attempts, .
49 EF STEQ 780/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 793 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/569 16/32 Peterson-PT-4-CTLFireability-02 2969552 m, 64459 m/sec, 21054947 t fired, .
48 EF FNDP 785/3587 0/5 Peterson-PT-4-CTLFireability-12 78371315 t fired, 79 attempts, .
49 EF STEQ 785/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 798 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/569 18/32 Peterson-PT-4-CTLFireability-02 3278330 m, 61755 m/sec, 23239565 t fired, .
48 EF FNDP 790/3587 0/5 Peterson-PT-4-CTLFireability-12 78875180 t fired, 79 attempts, .
49 EF STEQ 790/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 803 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/569 19/32 Peterson-PT-4-CTLFireability-02 3585654 m, 61464 m/sec, 25437374 t fired, .
48 EF FNDP 795/3587 0/5 Peterson-PT-4-CTLFireability-12 79377139 t fired, 80 attempts, .
49 EF STEQ 795/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 808 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/569 21/32 Peterson-PT-4-CTLFireability-02 3883557 m, 59580 m/sec, 27647753 t fired, .
48 EF FNDP 800/3587 0/5 Peterson-PT-4-CTLFireability-12 79876413 t fired, 80 attempts, .
49 EF STEQ 800/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 813 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/569 23/32 Peterson-PT-4-CTLFireability-02 4193883 m, 62065 m/sec, 29933920 t fired, .
48 EF FNDP 805/3587 0/5 Peterson-PT-4-CTLFireability-12 80352067 t fired, 81 attempts, .
49 EF STEQ 805/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 818 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/569 24/32 Peterson-PT-4-CTLFireability-02 4498552 m, 60933 m/sec, 32161699 t fired, .
48 EF FNDP 810/3587 0/5 Peterson-PT-4-CTLFireability-12 80855293 t fired, 81 attempts, .
49 EF STEQ 810/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 823 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/569 26/32 Peterson-PT-4-CTLFireability-02 4802713 m, 60832 m/sec, 34395431 t fired, .
48 EF FNDP 815/3587 0/5 Peterson-PT-4-CTLFireability-12 81356594 t fired, 82 attempts, .
49 EF STEQ 815/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 828 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/569 27/32 Peterson-PT-4-CTLFireability-02 5110685 m, 61594 m/sec, 36617376 t fired, .
48 EF FNDP 820/3587 0/5 Peterson-PT-4-CTLFireability-12 81867349 t fired, 82 attempts, .
49 EF STEQ 820/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 833 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/569 29/32 Peterson-PT-4-CTLFireability-02 5408727 m, 59608 m/sec, 38771572 t fired, .
48 EF FNDP 825/3587 0/5 Peterson-PT-4-CTLFireability-12 82376168 t fired, 83 attempts, .
49 EF STEQ 825/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 838 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/569 30/32 Peterson-PT-4-CTLFireability-02 5713126 m, 60879 m/sec, 40947455 t fired, .
48 EF FNDP 830/3587 0/5 Peterson-PT-4-CTLFireability-12 82886153 t fired, 83 attempts, .
49 EF STEQ 830/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 843 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/569 32/32 Peterson-PT-4-CTLFireability-02 6006502 m, 58675 m/sec, 43058718 t fired, .
48 EF FNDP 835/3587 0/5 Peterson-PT-4-CTLFireability-12 83392074 t fired, 84 attempts, .
49 EF STEQ 835/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 848 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for Peterson-PT-4-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 840/3587 0/5 Peterson-PT-4-CTLFireability-12 83895336 t fired, 84 attempts, .
49 EF STEQ 840/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 853 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 Peterson-PT-4-CTLFireability-01
lola: time limit : 686 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Peterson-PT-4-CTLFireability-01
lola: result : false
lola: markings : 5611
lola: fired transitions : 13891
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Peterson-PT-4-CTLFireability-00
lola: time limit : 915 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/915 4/32 Peterson-PT-4-CTLFireability-00 569012 m, 113802 m/sec, 2266617 t fired, .
48 EF FNDP 845/3587 0/5 Peterson-PT-4-CTLFireability-12 84402351 t fired, 85 attempts, .
49 EF STEQ 845/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 858 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/915 7/32 Peterson-PT-4-CTLFireability-00 1229028 m, 132003 m/sec, 4560679 t fired, .
48 EF FNDP 850/3587 0/5 Peterson-PT-4-CTLFireability-12 84903987 t fired, 85 attempts, .
49 EF STEQ 850/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 863 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/915 10/32 Peterson-PT-4-CTLFireability-00 1808313 m, 115857 m/sec, 6876728 t fired, .
48 EF FNDP 855/3587 0/5 Peterson-PT-4-CTLFireability-12 85397476 t fired, 86 attempts, .
49 EF STEQ 855/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 868 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/915 13/32 Peterson-PT-4-CTLFireability-00 2319922 m, 102321 m/sec, 9177344 t fired, .
48 EF FNDP 860/3587 0/5 Peterson-PT-4-CTLFireability-12 85897065 t fired, 86 attempts, .
49 EF STEQ 860/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 873 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/915 15/32 Peterson-PT-4-CTLFireability-00 2812751 m, 98565 m/sec, 11475452 t fired, .
48 EF FNDP 865/3587 0/5 Peterson-PT-4-CTLFireability-12 86402522 t fired, 87 attempts, .
49 EF STEQ 865/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 878 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/915 18/32 Peterson-PT-4-CTLFireability-00 3307181 m, 98886 m/sec, 13749108 t fired, .
48 EF FNDP 870/3587 0/5 Peterson-PT-4-CTLFireability-12 86907646 t fired, 87 attempts, .
49 EF STEQ 870/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 883 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/915 21/32 Peterson-PT-4-CTLFireability-00 3778918 m, 94347 m/sec, 15999009 t fired, .
48 EF FNDP 875/3587 0/5 Peterson-PT-4-CTLFireability-12 87409904 t fired, 88 attempts, .
49 EF STEQ 875/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 888 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/915 23/32 Peterson-PT-4-CTLFireability-00 4272867 m, 98789 m/sec, 18265406 t fired, .
48 EF FNDP 880/3587 0/5 Peterson-PT-4-CTLFireability-12 87909354 t fired, 88 attempts, .
49 EF STEQ 880/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 893 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/915 25/32 Peterson-PT-4-CTLFireability-00 4724982 m, 90423 m/sec, 20430307 t fired, .
48 EF FNDP 885/3587 0/5 Peterson-PT-4-CTLFireability-12 88412795 t fired, 89 attempts, .
49 EF STEQ 885/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 898 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/915 28/32 Peterson-PT-4-CTLFireability-00 5190302 m, 93064 m/sec, 22624238 t fired, .
48 EF FNDP 890/3587 0/5 Peterson-PT-4-CTLFireability-12 88918009 t fired, 89 attempts, .
49 EF STEQ 890/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 903 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/915 30/32 Peterson-PT-4-CTLFireability-00 5648014 m, 91542 m/sec, 24875779 t fired, .
48 EF FNDP 895/3587 0/5 Peterson-PT-4-CTLFireability-12 89425287 t fired, 90 attempts, .
49 EF STEQ 895/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 908 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/915 32/32 Peterson-PT-4-CTLFireability-00 6078184 m, 86034 m/sec, 27043337 t fired, .
48 EF FNDP 900/3587 0/5 Peterson-PT-4-CTLFireability-12 89930770 t fired, 90 attempts, .
49 EF STEQ 900/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 913 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Peterson-PT-4-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 905/3587 0/5 Peterson-PT-4-CTLFireability-12 90437015 t fired, 91 attempts, .
49 EF STEQ 905/3587 0/5 Peterson-PT-4-CTLFireability-12 sara is running.

Time elapsed: 918 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 36 Peterson-PT-4-CTLFireability-12
lola: time limit : 1341 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for Peterson-PT-4-CTLFireability-12
lola: result : true
lola: markings : 65943
lola: fired transitions : 223095
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for Peterson-PT-4-CTLFireability-12 (obsolete)
lola: CANCELED task # 49 (type EQUN) for Peterson-PT-4-CTLFireability-12 (obsolete)
lola: LAUNCH task # 16 (type EXCL) for 15 Peterson-PT-4-CTLFireability-05
lola: time limit : 2681 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type FNDP) for Peterson-PT-4-CTLFireability-12
lola: result : unknown
lola: fired transitions : 90530629
lola: tried executions : 92
lola: time used : 906.000000
lola: memory pages used : 0
lola: FINISHED task # 49 (type EQUN) for Peterson-PT-4-CTLFireability-12
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/2681 2/32 Peterson-PT-4-CTLFireability-05 250968 m, 50193 m/sec, 2340084 t fired, .

Time elapsed: 923 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/2681 3/32 Peterson-PT-4-CTLFireability-05 543185 m, 58443 m/sec, 5140841 t fired, .

Time elapsed: 928 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/2681 5/32 Peterson-PT-4-CTLFireability-05 832923 m, 57947 m/sec, 7894693 t fired, .

Time elapsed: 933 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/2681 6/32 Peterson-PT-4-CTLFireability-05 1124829 m, 58381 m/sec, 10616698 t fired, .

Time elapsed: 938 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/2681 8/32 Peterson-PT-4-CTLFireability-05 1420833 m, 59200 m/sec, 13352492 t fired, .

Time elapsed: 943 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 29/2681 9/32 Peterson-PT-4-CTLFireability-05 1715890 m, 59011 m/sec, 16086607 t fired, .

Time elapsed: 948 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 34/2681 10/32 Peterson-PT-4-CTLFireability-05 2015549 m, 59931 m/sec, 18843637 t fired, .

Time elapsed: 953 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 39/2681 12/32 Peterson-PT-4-CTLFireability-05 2305693 m, 58028 m/sec, 21504928 t fired, .

Time elapsed: 958 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 44/2681 13/32 Peterson-PT-4-CTLFireability-05 2584145 m, 55690 m/sec, 24111538 t fired, .

Time elapsed: 963 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 49/2681 15/32 Peterson-PT-4-CTLFireability-05 2878830 m, 58937 m/sec, 26803553 t fired, .

Time elapsed: 968 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 54/2681 16/32 Peterson-PT-4-CTLFireability-05 3150410 m, 54316 m/sec, 29324962 t fired, .

Time elapsed: 973 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 59/2681 17/32 Peterson-PT-4-CTLFireability-05 3410062 m, 51930 m/sec, 31739023 t fired, .

Time elapsed: 978 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 64/2681 18/32 Peterson-PT-4-CTLFireability-05 3678866 m, 53760 m/sec, 34241252 t fired, .

Time elapsed: 983 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 69/2681 20/32 Peterson-PT-4-CTLFireability-05 3961589 m, 56544 m/sec, 36841860 t fired, .

Time elapsed: 988 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 74/2681 21/32 Peterson-PT-4-CTLFireability-05 4244922 m, 56666 m/sec, 39390845 t fired, .

Time elapsed: 993 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 79/2681 22/32 Peterson-PT-4-CTLFireability-05 4518770 m, 54769 m/sec, 41872080 t fired, .

Time elapsed: 998 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 84/2681 24/32 Peterson-PT-4-CTLFireability-05 4795942 m, 55434 m/sec, 44418614 t fired, .

Time elapsed: 1003 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 89/2681 25/32 Peterson-PT-4-CTLFireability-05 5064116 m, 53634 m/sec, 46907448 t fired, .

Time elapsed: 1008 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 94/2681 26/32 Peterson-PT-4-CTLFireability-05 5335138 m, 54204 m/sec, 49411489 t fired, .

Time elapsed: 1013 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 99/2681 28/32 Peterson-PT-4-CTLFireability-05 5624152 m, 57802 m/sec, 52062890 t fired, .

Time elapsed: 1018 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 104/2681 29/32 Peterson-PT-4-CTLFireability-05 5921675 m, 59504 m/sec, 54768780 t fired, .

Time elapsed: 1023 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 109/2681 30/32 Peterson-PT-4-CTLFireability-05 6187333 m, 53131 m/sec, 57200130 t fired, .

Time elapsed: 1028 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 114/2681 31/32 Peterson-PT-4-CTLFireability-05 6437663 m, 50066 m/sec, 59532368 t fired, .

Time elapsed: 1033 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for Peterson-PT-4-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1038 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-00: CTL unknown AGGR
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-02: CTL unknown AGGR
Peterson-PT-4-CTLFireability-03: CTL unknown AGGR
Peterson-PT-4-CTLFireability-04: CTL unknown AGGR
Peterson-PT-4-CTLFireability-05: CTL unknown AGGR
Peterson-PT-4-CTLFireability-06: CTL unknown AGGR
Peterson-PT-4-CTLFireability-07: CTL unknown AGGR
Peterson-PT-4-CTLFireability-08: CTL unknown AGGR
Peterson-PT-4-CTLFireability-09: CTL unknown AGGR
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-11: CTL unknown AGGR
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-13: CTL unknown AGGR
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
Peterson-PT-4-CTLFireability-15: CTL unknown AGGR


Time elapsed: 1038 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-PT-4"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Peterson-PT-4, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537500618"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Peterson-PT-4.tgz
mv Peterson-PT-4 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;