MCC'2023- Execution of r262-smll-167863537500578

About the Execution of LoLA for Peterson-COL-5

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16051.760	1213981.00	1203739.00	3762.00	F??F?F?FT??TF?FF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input
Waiting for the VM to be
.................................
===========
Generated by BenchKit 2-5348
Executing tool lola
Input is Peterson-COL-5,
Time confinement is
Memory confinement is
Number of cores is 4
Run identifier is r262-smll-1
=================================

--------------------
preparation of the directory
/home/mcc/execution
total 504K
-rw-r--r-- 1 mcc users 7.9K
-rw-r--r-- 1 mcc users
-rw-r--r-- 1 mcc users 7.2K
-rw-r--r-- 1 mcc users
-rw-r--r-- 1 mcc users 4.2K
-rw-r--r-- 1 mcc users 6.5K
-rw-r--r-- 1 mcc users 4.2K
-rw-r--r-- 1 mcc users
-rw-r--r-- 1 mcc users 2.5K
-rw-r--r-- 1 mcc users
-rw-r--r-- 1 mcc users
-rw-r--r-- 1 mcc users 122K
-rw-r--r-- 1 mcc users 6.4K
-rw-r--r-- 1 mcc users
-rw-r--r-- 1 mcc users 1.7K
-rw-r--r-- 1 mcc users 3.7K
-rw-r--r-- 1 mcc users
-rw-r--r-- 1 mcc users
-rw-r--r-- 1 mcc users
-rw-r--r-- 1 mcc users 45K Mar

--------------------
content from stdout:

=== Data for post analysis

The expected result is a
BOOL_VECTOR

here is the order used to
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi
FORMULA_NAME Peterson-COL-5-CTLFi

=== Now, execution of the

BK_START 1678974252081

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bi
BK_TIME_CONFINEMENT=3600
BK_INPUT=Peterson-COL-5
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-16 13:44:15] [INFO
[2023-03-16 13:44:15] [INFO
[2023-03-16 13:44:15] [INFO
log4j:WARN No appenders
log4j:WARN Please initialize
log4j:WARN See http://logging.apa
[2023-03-16 13:44:15] [WARNING]
[2023-03-16 13:44:16] [INFO
[2023-03-16 13:44:16] [INFO
Parsed 16 properties from
[2023-03-16 13:44:16] [INFO
[2023-03-16 13:44:16] [INFO
Reduce places removed 0
[2023-03-16 13:44:16] [INFO
[2023-03-16 13:44:16] [INFO
Total runtime 1553 ms.
starting LoLA
BK_INPUT Peterson-COL-5
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit
current directory: /home/mcc/exec

FORMULA Peterson-COL-5-CTLFireability-15

FORMULA Peterson-COL-5-CTLFireability-14

FORMULA Peterson-COL-5-CTLFireability-11

FORMULA Peterson-COL-5-CTLFireability-08

FORMULA Peterson-COL-5-CTLFireability-05

FORMULA Peterson-COL-5-CTLFireability-03

FORMULA Peterson-COL-5-CTLFireability-00

FORMULA Peterson-COL-5-CTLFireability-07

FORMULA Peterson-COL-5-CTLFireability-12

BK_STOP 1678975466062

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file
lola: reading net from
lola: reading pnml
lola: PNML file contains
lola: finished parsing
lola: closed net file
lola: Reading formula.
lola: Using XML format
lola: reading XML formula
lola: reading formula
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: RELEASE
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: RELEASE
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: RELEASE
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: RELEASE
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: RELEASE
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: Rule S: 0 transitions
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: Created skeleton
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: LAUNCH task # 31
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: Created skeleton
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: Created skeleton
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
lola: rewrite Frontend/Parser/f
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 4/213

Time elapsed: 189 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 9/213

Time elapsed: 194 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 14/213

Time elapsed: 199 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 19/213

Time elapsed: 204 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 24/213

Time elapsed: 209 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 29/213

Time elapsed: 214 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 34/213

Time elapsed: 219 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 39/213

Time elapsed: 224 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 44/213

Time elapsed: 229 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 49/213

Time elapsed: 234 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 54/213

Time elapsed: 239 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 59/213

Time elapsed: 244 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 64/213

Time elapsed: 249 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 69/213

Time elapsed: 254 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 74/213

Time elapsed: 259 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 79/213

Time elapsed: 264 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 84/213

Time elapsed: 269 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 89/213

Time elapsed: 274 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 94/213

Time elapsed: 279 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 99/213

Time elapsed: 284 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 104/213

Time elapsed: 289 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 109/213

Time elapsed: 294 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 114/213

Time elapsed: 299 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 119/213

Time elapsed: 304 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 124/213

Time elapsed: 309 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
31 AGEF EXCL 129/213

Time elapsed: 314 secs.
# running tasks: 1 of 4
lola: CANCELED task #
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 319 secs.
# running tasks: 1 of 4
lola: LAUNCH task # 46
lola: time limit : 218 sec
lola: memory limit: 32 pages
lola: FINISHED task #
lola: result
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 43
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task #
lola: result
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 40
lola: time limit : 252 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 5/252

Time elapsed: 324 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 10/252

Time elapsed: 329 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 15/252

Time elapsed: 334 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 20/252

Time elapsed: 339 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 25/252

Time elapsed: 344 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 30/252

Time elapsed: 349 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 35/252

Time elapsed: 354 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 40/252

Time elapsed: 359 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 45/252

Time elapsed: 364 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 50/252

Time elapsed: 369 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 55/252

Time elapsed: 374 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 60/252

Time elapsed: 379 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 65/252

Time elapsed: 384 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 70/252

Time elapsed: 389 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 75/252

Time elapsed: 394 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 80/252

Time elapsed: 399 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 85/252

Time elapsed: 404 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 90/252

Time elapsed: 409 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 95/252

Time elapsed: 414 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 100/252

Time elapsed: 419 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 105/252

Time elapsed: 424 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
40 CTL EXCL 110/252

Time elapsed: 429 secs.
# running tasks: 1 of 4
lola: CANCELED task #
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 434 secs.
# running tasks: 1 of 4
lola: LAUNCH task # 34
lola: time limit : 263 sec
lola: memory limit: 32 pages
lola: FINISHED task #
lola: result
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 28
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 5/287

Time elapsed: 439 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 10/287

Time elapsed: 444 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 15/287

Time elapsed: 449 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 20/287

Time elapsed: 454 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 25/287

Time elapsed: 459 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 30/287

Time elapsed: 464 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 35/287

Time elapsed: 469 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 40/287

Time elapsed: 474 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 45/287

Time elapsed: 479 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 50/287

Time elapsed: 484 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 55/287

Time elapsed: 489 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 60/287

Time elapsed: 494 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 65/287

Time elapsed: 499 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 70/287

Time elapsed: 504 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 75/287

Time elapsed: 509 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 80/287

Time elapsed: 514 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 85/287

Time elapsed: 519 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 90/287

Time elapsed: 524 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 95/287

Time elapsed: 529 secs.
# running tasks: 1 of 4
lola: CANCELED task #
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 534 secs.
# running tasks: 1 of 4
lola: LAUNCH task # 25
lola: time limit : 306 sec
lola: memory limit: 32 pages
lola: FINISHED task #
lola: result
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 19
lola: time limit : 340 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 5/340

Time elapsed: 539 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 10/340

Time elapsed: 544 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 15/340

Time elapsed: 549 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 20/340

Time elapsed: 554 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 25/340

Time elapsed: 559 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 30/340

Time elapsed: 564 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 35/340

Time elapsed: 569 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 40/340

Time elapsed: 574 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 45/340

Time elapsed: 579 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 50/340

Time elapsed: 584 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 55/340

Time elapsed: 589 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 60/340

Time elapsed: 594 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 65/340

Time elapsed: 599 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 70/340

Time elapsed: 604 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 75/340

Time elapsed: 609 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 80/340

Time elapsed: 614 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 85/340

Time elapsed: 619 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 90/340

Time elapsed: 624 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 95/340

Time elapsed: 629 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 100/340

Time elapsed: 634 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 105/340

Time elapsed: 639 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 110/340

Time elapsed: 644 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 115/340

Time elapsed: 649 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 120/340

Time elapsed: 654 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 125/340

Time elapsed: 659 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 130/340

Time elapsed: 664 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 135/340

Time elapsed: 669 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 140/340

Time elapsed: 674 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 145/340

Time elapsed: 679 secs.
# running tasks: 1 of 4
lola: CANCELED task #
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 684 secs.
# running tasks: 1 of 4
lola: LAUNCH task # 16
lola: time limit : 364 sec
lola: memory limit: 32 pages
lola: FINISHED task #
lola: result
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 13
lola: time limit : 416 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 4/416

Time elapsed: 689 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 9/416

Time elapsed: 694 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 14/416

Time elapsed: 699 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 19/416

Time elapsed: 704 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 24/416

Time elapsed: 709 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 29/416

Time elapsed: 714 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 34/416

Time elapsed: 719 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 39/416

Time elapsed: 724 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 44/416

Time elapsed: 729 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 49/416

Time elapsed: 734 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 55/416

Time elapsed: 740 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 60/416

Time elapsed: 745 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 65/416

Time elapsed: 750 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 70/416

Time elapsed: 755 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 75/416

Time elapsed: 760 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 80/416

Time elapsed: 765 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 85/416

Time elapsed: 770 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 90/416

Time elapsed: 775 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 95/416

Time elapsed: 780 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 100/416

Time elapsed: 785 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 105/416

Time elapsed: 790 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 110/416

Time elapsed: 795 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 115/416

Time elapsed: 800 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 120/416

Time elapsed: 805 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 125/416

Time elapsed: 810 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 130/416

Time elapsed: 815 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 135/416

Time elapsed: 820 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 140/416

Time elapsed: 825 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 145/416

Time elapsed: 830 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 150/416

Time elapsed: 835 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 155/416

Time elapsed: 840 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 160/416

Time elapsed: 845 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 165/416

Time elapsed: 850 secs.
# running tasks: 1 of 4
lola: CANCELED task #
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 855 secs.
# running tasks: 1 of 4
lola: LAUNCH task # 10
lola: time limit : 457 sec
lola: memory limit: 32 pages
lola: FINISHED task #
lola: result
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 4
lola: time limit : 548 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 3/548

Time elapsed: 860 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 8/548

Time elapsed: 865 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 13/548

Time elapsed: 870 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 18/548

Time elapsed: 875 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 23/548

Time elapsed: 880 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 28/548

Time elapsed: 885 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 33/548

Time elapsed: 890 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 38/548

Time elapsed: 895 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 43/548

Time elapsed: 900 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 48/548

Time elapsed: 905 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 53/548

Time elapsed: 910 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 58/548

Time elapsed: 915 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 63/548

Time elapsed: 920 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 68/548

Time elapsed: 925 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 73/548

Time elapsed: 930 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 78/548

Time elapsed: 935 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 83/548

Time elapsed: 940 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 88/548

Time elapsed: 945 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 93/548

Time elapsed: 950 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 98/548

Time elapsed: 955 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 103/548

Time elapsed: 960 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 108/548

Time elapsed: 965 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 113/548

Time elapsed: 970 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 118/548

Time elapsed: 975 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 123/548

Time elapsed: 980 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 128/548

Time elapsed: 985 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 133/548

Time elapsed: 990 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 138/548

Time elapsed: 995 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 143/548

Time elapsed: 1000 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 148/548

Time elapsed: 1005 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 153/548

Time elapsed: 1010 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 158/548

Time elapsed: 1015 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 163/548

Time elapsed: 1020 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 168/548

Time elapsed: 1025 secs.
# running tasks: 1 of 4
lola: CANCELED task #
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1030 secs.
# running tasks: 1 of 4
lola: LAUNCH task # 1
lola: time limit : 642 sec
lola: memory limit: 32 pages
lola: FINISHED task #
lola: result
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 22
lola: time limit : 856 sec
lola: memory limit: 32 pages
lola: FINISHED task #
lola: result
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 7
lola: time limit : 1285 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 5/1285

Time elapsed: 1035 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 10/1285

Time elapsed: 1040 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 15/1285

Time elapsed: 1045 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 20/1285

Time elapsed: 1050 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 25/1285

Time elapsed: 1055 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 30/1285

Time elapsed: 1060 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 35/1285

Time elapsed: 1065 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 40/1285

Time elapsed: 1070 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 45/1285

Time elapsed: 1075 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 50/1285

Time elapsed: 1080 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 55/1285

Time elapsed: 1085 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 60/1285

Time elapsed: 1090 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 65/1285

Time elapsed: 1095 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 70/1285

Time elapsed: 1100 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 75/1285

Time elapsed: 1105 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 80/1285

Time elapsed: 1110 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 85/1285

Time elapsed: 1115 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 90/1285

Time elapsed: 1120 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 95/1285

Time elapsed: 1125 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 100/1285

Time elapsed: 1130 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 105/1285

Time elapsed: 1135 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 110/1285

Time elapsed: 1140 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 115/1285

Time elapsed: 1145 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 120/1285

Time elapsed: 1150 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 125/1285

Time elapsed: 1155 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 130/1285

Time elapsed: 1160 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 135/1285

Time elapsed: 1165 secs.
# running tasks: 1 of 4
lola: CANCELED task #
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1170 secs.
# running tasks: 1 of 4
lola: LAUNCH task # 37
lola: time limit : 2430 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 5/2430

Time elapsed: 1175 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 10/2430

Time elapsed: 1180 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 15/2430

Time elapsed: 1185 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 20/2430

Time elapsed: 1190 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 25/2430

Time elapsed: 1195 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 30/2430

Time elapsed: 1200 secs.
# running tasks: 1 of 4
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

PENDING FORMULAS: CATEGORY
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 35/2430

Time elapsed: 1205 secs.
# running tasks: 1 of 4
lola: FINISHED task #
lola: result
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: Portfolio finished:

FINAL RESULTS
FINISHED FORMULA: CATEGORY
Peterson-COL-5-CTLFireability-00:
Peterson-COL-5-CTLFireability-01:
Peterson-COL-5-CTLFireability-02:
Peterson-COL-5-CTLFireability-03:
Peterson-COL-5-CTLFireability-04:
Peterson-COL-5-CTLFireability-05:
Peterson-COL-5-CTLFireability-06:
Peterson-COL-5-CTLFireability-07:
Peterson-COL-5-CTLFireability-08:
Peterson-COL-5-CTLFireability-09:
Peterson-COL-5-CTLFireability-10:
Peterson-COL-5-CTLFireability-11:
Peterson-COL-5-CTLFireability-12:
Peterson-COL-5-CTLFireability-13:
Peterson-COL-5-CTLFireability-14:
Peterson-COL-5-CTLFireability-15:

Time elapsed: 1208 secs.
.r262-smll-167863537500578.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ready (probing ssh) ......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... ========================================================== examination is CTLFireability 3600 seconds 16384 MBytes 67863537500578 ==================================== to be used: Feb 25 22:30 CTLCardinality.txt 80K Feb 25 22:30 CTLCardinality.xml Feb 25 22:22 CTLFireability.txt 65K Feb 25 22:22 CTLFireability.xml Jan 29 11:40 GenericPropertiesDefinition.xml Jan 29 11:40 GenericPropertiesVerdict.xml Feb 25 16:31 LTLCardinality.txt 28K Feb 25 16:31 LTLCardinality.xml Feb 25 16:31 LTLFireability.txt 20K Feb 25 16:31 LTLFireability.xml 13K Feb 25 22:46 ReachabilityCardinality.txt Feb 25 22:46 ReachabilityCardinality.xml Feb 25 22:38 ReachabilityFireability.txt 45K Feb 25 22:38 ReachabilityFireability.xml Feb 25 16:31 UpperBounds.txt Feb 25 16:31 UpperBounds.xml 5 Mar 5 18:23 equiv_pt 2 Mar 5 18:23 instance 5 Mar 5 18:23 iscolored 5 18:23 model.pnml generated by BenchKit (invocation template) vector of booleans build the result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 tool begins 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N n/ ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE] ] Parsing pnml file : /home/mcc/execution/./model.pnml ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator). the log4j system properly. che.org/log4j/1.2/faq.html#noconfig for more info. Using fallBack plugin, rng conformance not checked ] Load time of PNML (colored model parsed with PNMLFW) : 813 ms ] Imported 11 HL places and 14 HL transitions for a total of 864 PT places and 1398.0 transition bindings in 39 ms. file ./CTLFireability.xml in 39 ms. ] Unfolded HLPN to a Petri net with 864 places and 1302 transitions 4068 arcs in 92 ms. ] Unfolded 16 HLPN properties in 7 ms. places and 60 transitions. ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 128 ms. ] Export to PNML in file ./model.STATESPACE.pnml of net with 864 places, 1242 transitions and 3828 arcs took 14 ms. /bin//../lola/bin/ ution/unfCTLFireability FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT (--pnmlnet) /home/mcc/execution/unfCTLFireability/model.pnml place/transition net /home/mcc/execution/unfCTLFireability/model.pnml (--xmlformula) from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:553 ormula_rewrite.k:553 ormula_rewrite.k:553 ormula_rewrite.k:553 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:250 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:445 ormula_rewrite.k:454 ormula_rewrite.k:445 ormula_rewrite.k:388 ormula_rewrite.k:388 ormula_rewrite.k:322 ormula_rewrite.k:328 ormula_rewrite.k:296 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:325 ormula_rewrite.k:334 ormula_rewrite.k:296 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:322 ormula_rewrite.k:337 ormula_rewrite.k:296 ormula_rewrite.k:325 ormula_rewrite.k:328 ormula_rewrite.k:322 ormula_rewrite.k:337 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:325 ormula_rewrite.k:337 ormula_rewrite.k:322 ormula_rewrite.k:337 ormula_rewrite.k:322 ormula_rewrite.k:331 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:322 ormula_rewrite.k:334 ormula_rewrite.k:296 ormula_rewrite.k:325 ormula_rewrite.k:337 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:314 ormula_rewrite.k:317 ormula_rewrite.k:322 ormula_rewrite.k:328 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:314 ormula_rewrite.k:317 ormula_rewrite.k:325 ormula_rewrite.k:337 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:325 ormula_rewrite.k:328 ormula_rewrite.k:296 ormula_rewrite.k:472 ormula_rewrite.k:448 ormula_rewrite.k:451 ormula_rewrite.k:325 ormula_rewrite.k:331 ormula_rewrite.k:296 ormula_rewrite.k:469 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:544 ormula_rewrite.k:457 ormula_rewrite.k:325 ormula_rewrite.k:337 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:322 ormula_rewrite.k:331 ormula_rewrite.k:296 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:250 ormula_rewrite.k:322 ormula_rewrite.k:337 ormula_rewrite.k:325 ormula_rewrite.k:331 ormula_rewrite.k:322 ormula_rewrite.k:328 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:325 ormula_rewrite.k:337 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:544 ormula_rewrite.k:397 ormula_rewrite.k:325 ormula_rewrite.k:334 ormula_rewrite.k:296 ormula_rewrite.k:325 ormula_rewrite.k:331 ormula_rewrite.k:296 ormula_rewrite.k:322 ormula_rewrite.k:337 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:322 ormula_rewrite.k:334 ormula_rewrite.k:296 ormula_rewrite.k:322 ormula_rewrite.k:337 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:325 ormula_rewrite.k:340 ormula_rewrite.k:299 ormula_rewrite.k:299 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:253 ormula_rewrite.k:317 ormula_rewrite.k:325 ormula_rewrite.k:334 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:317 ormula_rewrite.k:296 ormula_rewrite.k:296 ormula_rewrite.k:322 ormula_rewrite.k:337 ormula_rewrite.k:296 ormula_rewrite.k:296 in 0.000000 secs. in 0.000000 secs. in 0.000000 secs. in 0.000000 secs. removed,30 places removed in 1.000000 secs. in 0.000000 secs. in 0.000000 secs. in 0.000000 secs. in 0.000000 secs. in 0.000000 secs. in 0.000000 secs. in 0.000000 secs. in 0.000000 secs. in 0.000000 secs. ormula_rewrite.k:703 ormula_rewrite.k:812 ormula_rewrite.k:812 ormula_rewrite.k:807 ormula_rewrite.k:807 ormula_rewrite.k:811 ormula_rewrite.k:807 ormula_rewrite.k:806 ormula_rewrite.k:807 ormula_rewrite.k:814 (type EXCL) for 30 Peterson-COL-5-CTLFireability-10 ormula_rewrite.k:810 ormula_rewrite.k:811 ormula_rewrite.k:810 ormula_rewrite.k:808 ormula_rewrite.k:810 ormula_rewrite.k:807 ormula_rewrite.k:815 ormula_rewrite.k:810 ormula_rewrite.k:811 ormula_rewrite.k:807 ormula_rewrite.k:808 ormula_rewrite.k:807 ormula_rewrite.k:812 ormula_rewrite.k:812 ormula_rewrite.k:808 ormula_rewrite.k:812 ormula_rewrite.k:812 ormula_rewrite.k:809 ormula_rewrite.k:813 ormula_rewrite.k:813 ormula_rewrite.k:810 ormula_rewrite.k:814 ormula_rewrite.k:807 ormula_rewrite.k:807 ormula_rewrite.k:814 ormula_rewrite.k:814 ormula_rewrite.k:814 ormula_rewrite.k:806 ormula_rewrite.k:812 ormula_rewrite.k:814 ormula_rewrite.k:809 ormula_rewrite.k:815 ormula_rewrite.k:807 ormula_rewrite.k:808 ormula_rewrite.k:808 ormula_rewrite.k:815 ormula_rewrite.k:813 ormula_rewrite.k:811 ormula_rewrite.k:808 ormula_rewrite.k:813 ormula_rewrite.k:807 ormula_rewrite.k:808 ormula_rewrite.k:812 ormula_rewrite.k:813 ormula_rewrite.k:807 ormula_rewrite.k:813 ormula_rewrite.k:814 ormula_rewrite.k:811 in 0.000000 secs. ormula_rewrite.k:806 ormula_rewrite.k:813 ormula_rewrite.k:810 ormula_rewrite.k:813 ormula_rewrite.k:815 ormula_rewrite.k:808 ormula_rewrite.k:813 ormula_rewrite.k:812 ormula_rewrite.k:806 ormula_rewrite.k:815 ormula_rewrite.k:811 ormula_rewrite.k:813 ormula_rewrite.k:814 ormula_rewrite.k:806 ormula_rewrite.k:813 ormula_rewrite.k:806 ormula_rewrite.k:808 ormula_rewrite.k:807 ormula_rewrite.k:806 ormula_rewrite.k:809 ormula_rewrite.k:813 ormula_rewrite.k:806 ormula_rewrite.k:811 ormula_rewrite.k:809 ormula_rewrite.k:808 ormula_rewrite.k:806 in 0.000000 secs. ormula_rewrite.k:806 ormula_rewrite.k:813 ormula_rewrite.k:807 ormula_rewrite.k:814 ormula_rewrite.k:811 ormula_rewrite.k:813 ormula_rewrite.k:813 ormula_rewrite.k:812 ormula_rewrite.k:813 ormula_rewrite.k:807 ormula_rewrite.k:811 ormula_rewrite.k:807 ormula_rewrite.k:813 ormula_rewrite.k:813 ormula_rewrite.k:807 ormula_rewrite.k:806 ormula_rewrite.k:813 ormula_rewrite.k:811 ormula_rewrite.k:807 ormula_rewrite.k:811 ormula_rewrite.k:807 ormula_rewrite.k:807 ormula_rewrite.k:807 ormula_rewrite.k:807 ormula_rewrite.k:807 ormula_rewrite.k:806 ormula_rewrite.k:808 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 Peterson-COL-5-CTLFireability-10 237675 m, 47535 m/sec, 1421919 t fired, . Pages in use: 2 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 Peterson-COL-5-CTLFireability-10 564916 m, 65448 m/sec, 3388028 t fired, . Pages in use: 3 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 Peterson-COL-5-CTLFireability-10 875024 m, 62021 m/sec, 5249837 t fired, . Pages in use: 5 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 Peterson-COL-5-CTLFireability-10 1173002 m, 59595 m/sec, 7037808 t fired, . Pages in use: 6 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 Peterson-COL-5-CTLFireability-10 1468652 m, 59130 m/sec, 8811586 t fired, . Pages in use: 7 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 Peterson-COL-5-CTLFireability-10 1758168 m, 57903 m/sec, 10548594 t fired, . Pages in use: 9 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 Peterson-COL-5-CTLFireability-10 2044640 m, 57294 m/sec, 12267437 t fired, . Pages in use: 10 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 Peterson-COL-5-CTLFireability-10 2334319 m, 57935 m/sec, 14005727 t fired, . Pages in use: 11 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 Peterson-COL-5-CTLFireability-10 2608939 m, 54924 m/sec, 15653316 t fired, . Pages in use: 12 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 Peterson-COL-5-CTLFireability-10 2889970 m, 56206 m/sec, 17339545 t fired, . Pages in use: 13 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 Peterson-COL-5-CTLFireability-10 3165089 m, 55023 m/sec, 18990111 t fired, . Pages in use: 15 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 Peterson-COL-5-CTLFireability-10 3426297 m, 52241 m/sec, 20557549 t fired, . Pages in use: 16 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 Peterson-COL-5-CTLFireability-10 3682092 m, 51159 m/sec, 22092056 t fired, . Pages in use: 17 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 Peterson-COL-5-CTLFireability-10 3934238 m, 50429 m/sec, 23604993 t fired, . Pages in use: 18 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 Peterson-COL-5-CTLFireability-10 4178866 m, 48925 m/sec, 25072738 t fired, . Pages in use: 19 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 Peterson-COL-5-CTLFireability-10 4419383 m, 48103 m/sec, 26515803 t fired, . Pages in use: 21 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 Peterson-COL-5-CTLFireability-10 4673525 m, 50828 m/sec, 28040707 t fired, . Pages in use: 22 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 Peterson-COL-5-CTLFireability-10 4917506 m, 48796 m/sec, 29504648 t fired, . Pages in use: 23 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 Peterson-COL-5-CTLFireability-10 5165581 m, 49615 m/sec, 30993039 t fired, . Pages in use: 24 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 Peterson-COL-5-CTLFireability-10 5405246 m, 47933 m/sec, 32431217 t fired, . Pages in use: 25 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 Peterson-COL-5-CTLFireability-10 5656128 m, 50176 m/sec, 33935453 t fired, . Pages in use: 26 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 Peterson-COL-5-CTLFireability-10 5900971 m, 48968 m/sec, 35405112 t fired, . Pages in use: 27 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 Peterson-COL-5-CTLFireability-10 6133302 m, 46466 m/sec, 36799522 t fired, . Pages in use: 28 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 Peterson-COL-5-CTLFireability-10 6366226 m, 46584 m/sec, 38196955 t fired, . Pages in use: 29 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 Peterson-COL-5-CTLFireability-10 6628587 m, 52472 m/sec, 39770957 t fired, . Pages in use: 30 Visible: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 Peterson-COL-5-CTLFireability-10 6875868 m, 49456 m/sec, 41254372 t fired, . Pages in use: 32 Visible: 16 31 (type EXCL) for Peterson-COL-5-CTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS Pages in use: 32 Visible: 16 (type EXCL) for 45 Peterson-COL-5-CTLFireability-15 46 (type EXCL) for Peterson-COL-5-CTLFireability-15 : false 6 5 0.000000 1 (type EXCL) for 42 Peterson-COL-5-CTLFireability-14 43 (type EXCL) for Peterson-COL-5-CTLFireability-14 : false 1866 3611 0.000000 1 (type EXCL) for 39 Peterson-COL-5-CTLFireability-13 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 Peterson-COL-5-CTLFireability-13 164438 m, 32887 m/sec, 711951 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 Peterson-COL-5-CTLFireability-13 308135 m, 28739 m/sec, 1506320 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 Peterson-COL-5-CTLFireability-13 453548 m, 29082 m/sec, 2301148 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 Peterson-COL-5-CTLFireability-13 583128 m, 25916 m/sec, 3113216 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 Peterson-COL-5-CTLFireability-13 719166 m, 27207 m/sec, 3897025 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 Peterson-COL-5-CTLFireability-13 869995 m, 30165 m/sec, 4673132 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 Peterson-COL-5-CTLFireability-13 1012266 m, 28454 m/sec, 5461787 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 Peterson-COL-5-CTLFireability-13 1151576 m, 27862 m/sec, 6256589 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 Peterson-COL-5-CTLFireability-13 1267731 m, 23231 m/sec, 7062007 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 Peterson-COL-5-CTLFireability-13 1412887 m, 29031 m/sec, 7837821 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 Peterson-COL-5-CTLFireability-13 1564773 m, 30377 m/sec, 8595718 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 Peterson-COL-5-CTLFireability-13 1705357 m, 28116 m/sec, 9375089 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 Peterson-COL-5-CTLFireability-13 1844252 m, 27779 m/sec, 10169592 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 Peterson-COL-5-CTLFireability-13 1964425 m, 24034 m/sec, 10968036 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 Peterson-COL-5-CTLFireability-13 2117105 m, 30536 m/sec, 11715871 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 Peterson-COL-5-CTLFireability-13 2256970 m, 27973 m/sec, 12488300 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 Peterson-COL-5-CTLFireability-13 2398391 m, 28284 m/sec, 13263851 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 Peterson-COL-5-CTLFireability-13 2529620 m, 26245 m/sec, 14055236 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 Peterson-COL-5-CTLFireability-13 2638994 m, 21874 m/sec, 14846936 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 Peterson-COL-5-CTLFireability-13 2794899 m, 31181 m/sec, 15585307 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 Peterson-COL-5-CTLFireability-13 2938049 m, 28630 m/sec, 16334992 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 Peterson-COL-5-CTLFireability-13 3076848 m, 27759 m/sec, 17102719 t fired, . Pages in use: 32 Visible: 16 40 (type EXCL) for Peterson-COL-5-CTLFireability-13 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS Pages in use: 32 Visible: 16 (type EXCL) for 33 Peterson-COL-5-CTLFireability-11 34 (type EXCL) for Peterson-COL-5-CTLFireability-11 : true 24 24 0.000000 1 (type EXCL) for 27 Peterson-COL-5-CTLFireability-09 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 Peterson-COL-5-CTLFireability-09 177413 m, 35482 m/sec, 750136 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 Peterson-COL-5-CTLFireability-09 354146 m, 35346 m/sec, 1506625 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 Peterson-COL-5-CTLFireability-09 529910 m, 35152 m/sec, 2330360 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 Peterson-COL-5-CTLFireability-09 694481 m, 32914 m/sec, 3169132 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 Peterson-COL-5-CTLFireability-09 830013 m, 27106 m/sec, 4038019 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 Peterson-COL-5-CTLFireability-09 1011764 m, 36350 m/sec, 4818533 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 Peterson-COL-5-CTLFireability-09 1193299 m, 36307 m/sec, 5599813 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 Peterson-COL-5-CTLFireability-09 1369627 m, 35265 m/sec, 6415941 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 Peterson-COL-5-CTLFireability-09 1536536 m, 33381 m/sec, 7254626 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 Peterson-COL-5-CTLFireability-09 1670678 m, 26828 m/sec, 8107457 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 Peterson-COL-5-CTLFireability-09 1839290 m, 33722 m/sec, 8886545 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 Peterson-COL-5-CTLFireability-09 2020569 m, 36255 m/sec, 9662130 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 Peterson-COL-5-CTLFireability-09 2193205 m, 34527 m/sec, 10436580 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 Peterson-COL-5-CTLFireability-09 2364967 m, 34352 m/sec, 11263753 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 Peterson-COL-5-CTLFireability-09 2502744 m, 27555 m/sec, 12107303 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 Peterson-COL-5-CTLFireability-09 2664297 m, 32310 m/sec, 12880114 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 Peterson-COL-5-CTLFireability-09 2832666 m, 33673 m/sec, 13605560 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 Peterson-COL-5-CTLFireability-09 3002988 m, 34064 m/sec, 14363560 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 Peterson-COL-5-CTLFireability-09 3171003 m, 33603 m/sec, 15178023 t fired, . Pages in use: 32 Visible: 16 28 (type EXCL) for Peterson-COL-5-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS Pages in use: 32 Visible: 16 (type EXCL) for 24 Peterson-COL-5-CTLFireability-08 25 (type EXCL) for Peterson-COL-5-CTLFireability-08 : true 175 180 0.000000 1 (type EXCL) for 18 Peterson-COL-5-CTLFireability-06 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 Peterson-COL-5-CTLFireability-06 177418 m, 35483 m/sec, 696756 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 Peterson-COL-5-CTLFireability-06 288589 m, 22234 m/sec, 1485977 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 Peterson-COL-5-CTLFireability-06 403688 m, 23019 m/sec, 2266681 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 Peterson-COL-5-CTLFireability-06 519844 m, 23231 m/sec, 3038850 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 Peterson-COL-5-CTLFireability-06 635972 m, 23225 m/sec, 3808314 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 Peterson-COL-5-CTLFireability-06 759092 m, 24624 m/sec, 4564382 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 Peterson-COL-5-CTLFireability-06 870202 m, 22222 m/sec, 5313493 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 Peterson-COL-5-CTLFireability-06 976587 m, 21277 m/sec, 6108709 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 Peterson-COL-5-CTLFireability-06 1043938 m, 13470 m/sec, 6899809 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 Peterson-COL-5-CTLFireability-06 1181071 m, 27426 m/sec, 7626162 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 Peterson-COL-5-CTLFireability-06 1295282 m, 22842 m/sec, 8388549 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 Peterson-COL-5-CTLFireability-06 1407674 m, 22478 m/sec, 9152969 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 Peterson-COL-5-CTLFireability-06 1520723 m, 22609 m/sec, 9910604 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 Peterson-COL-5-CTLFireability-06 1633995 m, 22654 m/sec, 10661555 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 Peterson-COL-5-CTLFireability-06 1754691 m, 24139 m/sec, 11406280 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 Peterson-COL-5-CTLFireability-06 1876507 m, 24363 m/sec, 12138642 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 Peterson-COL-5-CTLFireability-06 1970702 m, 18839 m/sec, 12900716 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 Peterson-COL-5-CTLFireability-06 2076060 m, 21071 m/sec, 13680844 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 Peterson-COL-5-CTLFireability-06 2112041 m, 7196 m/sec, 14441752 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 Peterson-COL-5-CTLFireability-06 2271542 m, 31900 m/sec, 15153808 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 Peterson-COL-5-CTLFireability-06 2388994 m, 23490 m/sec, 15904389 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 Peterson-COL-5-CTLFireability-06 2499011 m, 22003 m/sec, 16666119 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 Peterson-COL-5-CTLFireability-06 2611296 m, 22457 m/sec, 17420490 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 Peterson-COL-5-CTLFireability-06 2722736 m, 22288 m/sec, 18167276 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 Peterson-COL-5-CTLFireability-06 2839583 m, 23369 m/sec, 18909031 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 Peterson-COL-5-CTLFireability-06 2957668 m, 23617 m/sec, 19636486 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 Peterson-COL-5-CTLFireability-06 3060765 m, 20619 m/sec, 20369252 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 Peterson-COL-5-CTLFireability-06 3164583 m, 20763 m/sec, 21146975 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 Peterson-COL-5-CTLFireability-06 3211840 m, 9451 m/sec, 21901795 t fired, . Pages in use: 32 Visible: 16 19 (type EXCL) for Peterson-COL-5-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS Pages in use: 32 Visible: 16 (type EXCL) for 15 Peterson-COL-5-CTLFireability-05 16 (type EXCL) for Peterson-COL-5-CTLFireability-05 : false 17908 32046 1.000000 1 (type EXCL) for 12 Peterson-COL-5-CTLFireability-04 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 Peterson-COL-5-CTLFireability-04 108989 m, 21797 m/sec, 734773 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 Peterson-COL-5-CTLFireability-04 233935 m, 24989 m/sec, 1586112 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 Peterson-COL-5-CTLFireability-04 360271 m, 25267 m/sec, 2429536 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 Peterson-COL-5-CTLFireability-04 484653 m, 24876 m/sec, 3293016 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 Peterson-COL-5-CTLFireability-04 611286 m, 25326 m/sec, 4155619 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 Peterson-COL-5-CTLFireability-04 737213 m, 25185 m/sec, 5011802 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 Peterson-COL-5-CTLFireability-04 866042 m, 25765 m/sec, 5862578 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 Peterson-COL-5-CTLFireability-04 986493 m, 24090 m/sec, 6709918 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 Peterson-COL-5-CTLFireability-04 1111357 m, 24972 m/sec, 7568429 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 Peterson-COL-5-CTLFireability-04 1238968 m, 25522 m/sec, 8428326 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 Peterson-COL-5-CTLFireability-04 1364468 m, 25100 m/sec, 9284269 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 Peterson-COL-5-CTLFireability-04 1488388 m, 24784 m/sec, 10128898 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 Peterson-COL-5-CTLFireability-04 1613176 m, 24957 m/sec, 10973884 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 Peterson-COL-5-CTLFireability-04 1736886 m, 24742 m/sec, 11817706 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 Peterson-COL-5-CTLFireability-04 1860521 m, 24727 m/sec, 12656827 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 Peterson-COL-5-CTLFireability-04 1980901 m, 24076 m/sec, 13478739 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 Peterson-COL-5-CTLFireability-04 2098259 m, 23471 m/sec, 14299170 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 Peterson-COL-5-CTLFireability-04 2216204 m, 23589 m/sec, 15126738 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 Peterson-COL-5-CTLFireability-04 2336013 m, 23961 m/sec, 15942957 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 Peterson-COL-5-CTLFireability-04 2455583 m, 23914 m/sec, 16753605 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 Peterson-COL-5-CTLFireability-04 2570476 m, 22978 m/sec, 17558904 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 Peterson-COL-5-CTLFireability-04 2690314 m, 23967 m/sec, 18371223 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 Peterson-COL-5-CTLFireability-04 2807511 m, 23439 m/sec, 19171481 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 Peterson-COL-5-CTLFireability-04 2923291 m, 23156 m/sec, 19980991 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 Peterson-COL-5-CTLFireability-04 3042824 m, 23906 m/sec, 20794243 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 Peterson-COL-5-CTLFireability-04 3160391 m, 23513 m/sec, 21594119 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 Peterson-COL-5-CTLFireability-04 3277085 m, 23338 m/sec, 22396264 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 Peterson-COL-5-CTLFireability-04 3394807 m, 23544 m/sec, 23205240 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 Peterson-COL-5-CTLFireability-04 3510869 m, 23212 m/sec, 24000863 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 Peterson-COL-5-CTLFireability-04 3625220 m, 22870 m/sec, 24797874 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 Peterson-COL-5-CTLFireability-04 3743838 m, 23723 m/sec, 25632535 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 Peterson-COL-5-CTLFireability-04 3861822 m, 23596 m/sec, 26458591 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 Peterson-COL-5-CTLFireability-04 3983703 m, 24376 m/sec, 27310821 t fired, . Pages in use: 32 Visible: 16 13 (type EXCL) for Peterson-COL-5-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS Pages in use: 32 Visible: 16 (type EXCL) for 9 Peterson-COL-5-CTLFireability-03 10 (type EXCL) for Peterson-COL-5-CTLFireability-03 : false 275417 361354 2.000000 2 (type EXCL) for 3 Peterson-COL-5-CTLFireability-01 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 Peterson-COL-5-CTLFireability-01 84972 m, 16994 m/sec, 364315 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 Peterson-COL-5-CTLFireability-01 220062 m, 27018 m/sec, 1220408 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 Peterson-COL-5-CTLFireability-01 314338 m, 18855 m/sec, 2095625 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 Peterson-COL-5-CTLFireability-01 409270 m, 18986 m/sec, 2962356 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 Peterson-COL-5-CTLFireability-01 506374 m, 19420 m/sec, 3824149 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 Peterson-COL-5-CTLFireability-01 604369 m, 19599 m/sec, 4685183 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 Peterson-COL-5-CTLFireability-01 703221 m, 19770 m/sec, 5537550 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 Peterson-COL-5-CTLFireability-01 801945 m, 19744 m/sec, 6386231 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 Peterson-COL-5-CTLFireability-01 885195 m, 16650 m/sec, 7240281 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 Peterson-COL-5-CTLFireability-01 974136 m, 17788 m/sec, 8119459 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 Peterson-COL-5-CTLFireability-01 1041955 m, 13563 m/sec, 8987607 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 Peterson-COL-5-CTLFireability-01 1161358 m, 23880 m/sec, 9815310 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 Peterson-COL-5-CTLFireability-01 1273264 m, 22381 m/sec, 10663567 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 Peterson-COL-5-CTLFireability-01 1366074 m, 18562 m/sec, 11521465 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 Peterson-COL-5-CTLFireability-01 1461302 m, 19045 m/sec, 12370285 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 Peterson-COL-5-CTLFireability-01 1556502 m, 19040 m/sec, 13219425 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 Peterson-COL-5-CTLFireability-01 1652181 m, 19135 m/sec, 14055566 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 Peterson-COL-5-CTLFireability-01 1749233 m, 19410 m/sec, 14894111 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 Peterson-COL-5-CTLFireability-01 1846238 m, 19401 m/sec, 15732183 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 Peterson-COL-5-CTLFireability-01 1925733 m, 15899 m/sec, 16571221 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 Peterson-COL-5-CTLFireability-01 2015172 m, 17887 m/sec, 17437516 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 Peterson-COL-5-CTLFireability-01 2083807 m, 13727 m/sec, 18289490 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 Peterson-COL-5-CTLFireability-01 2148742 m, 12987 m/sec, 19129807 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 Peterson-COL-5-CTLFireability-01 2317250 m, 33701 m/sec, 19941581 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 Peterson-COL-5-CTLFireability-01 2412697 m, 19089 m/sec, 20788702 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 Peterson-COL-5-CTLFireability-01 2502998 m, 18060 m/sec, 21632239 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 Peterson-COL-5-CTLFireability-01 2597757 m, 18951 m/sec, 22475955 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 Peterson-COL-5-CTLFireability-01 2690754 m, 18599 m/sec, 23305954 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 Peterson-COL-5-CTLFireability-01 2785639 m, 18977 m/sec, 24136673 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 Peterson-COL-5-CTLFireability-01 2881988 m, 19269 m/sec, 24967123 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 Peterson-COL-5-CTLFireability-01 2976621 m, 18926 m/sec, 25789086 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 Peterson-COL-5-CTLFireability-01 3057585 m, 16192 m/sec, 26614935 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 Peterson-COL-5-CTLFireability-01 3143408 m, 17164 m/sec, 27470749 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 Peterson-COL-5-CTLFireability-01 3188976 m, 9113 m/sec, 28306072 t fired, . Pages in use: 32 Visible: 16 4 (type EXCL) for Peterson-COL-5-CTLFireability-01 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS Pages in use: 32 Visible: 16 (type EXCL) for 0 Peterson-COL-5-CTLFireability-00 1 (type EXCL) for Peterson-COL-5-CTLFireability-00 : false 201 206 0.000000 1 (type EXCL) for 21 Peterson-COL-5-CTLFireability-07 22 (type EXCL) for Peterson-COL-5-CTLFireability-07 : false 1170 3530 0.000000 1 (type EXCL) for 6 Peterson-COL-5-CTLFireability-02 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 Peterson-COL-5-CTLFireability-02 170275 m, 34055 m/sec, 903523 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 Peterson-COL-5-CTLFireability-02 356259 m, 37196 m/sec, 1885217 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 Peterson-COL-5-CTLFireability-02 539609 m, 36670 m/sec, 2858240 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 Peterson-COL-5-CTLFireability-02 720980 m, 36274 m/sec, 3834866 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 Peterson-COL-5-CTLFireability-02 902129 m, 36229 m/sec, 4790492 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 Peterson-COL-5-CTLFireability-02 1082911 m, 36156 m/sec, 5749580 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 Peterson-COL-5-CTLFireability-02 1267017 m, 36821 m/sec, 6717976 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 Peterson-COL-5-CTLFireability-02 1446757 m, 35948 m/sec, 7674011 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 Peterson-COL-5-CTLFireability-02 1624742 m, 35597 m/sec, 8624851 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 Peterson-COL-5-CTLFireability-02 1803647 m, 35781 m/sec, 9569291 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 Peterson-COL-5-CTLFireability-02 1974784 m, 34227 m/sec, 10523347 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 Peterson-COL-5-CTLFireability-02 2154514 m, 35946 m/sec, 11476882 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 Peterson-COL-5-CTLFireability-02 2336443 m, 36385 m/sec, 12444719 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 Peterson-COL-5-CTLFireability-02 2514625 m, 35636 m/sec, 13416950 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 Peterson-COL-5-CTLFireability-02 2694509 m, 35976 m/sec, 14383484 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 Peterson-COL-5-CTLFireability-02 2874946 m, 36087 m/sec, 15349228 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 Peterson-COL-5-CTLFireability-02 3050329 m, 35076 m/sec, 16308531 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 Peterson-COL-5-CTLFireability-02 3224557 m, 34845 m/sec, 17247308 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 Peterson-COL-5-CTLFireability-02 3398817 m, 34852 m/sec, 18185020 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 Peterson-COL-5-CTLFireability-02 3574252 m, 35087 m/sec, 19125893 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 Peterson-COL-5-CTLFireability-02 3749836 m, 35116 m/sec, 20070170 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 Peterson-COL-5-CTLFireability-02 3923353 m, 34703 m/sec, 21013927 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 Peterson-COL-5-CTLFireability-02 4093113 m, 33952 m/sec, 21942868 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 Peterson-COL-5-CTLFireability-02 4265319 m, 34441 m/sec, 22875387 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 Peterson-COL-5-CTLFireability-02 4432763 m, 33488 m/sec, 23828691 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 Peterson-COL-5-CTLFireability-02 4602994 m, 34046 m/sec, 24747021 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 Peterson-COL-5-CTLFireability-02 4779495 m, 35300 m/sec, 25700678 t fired, . Pages in use: 32 Visible: 16 7 (type EXCL) for Peterson-COL-5-CTLFireability-02 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS Pages in use: 32 Visible: 16 (type EXCL) for 36 Peterson-COL-5-CTLFireability-12 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 Peterson-COL-5-CTLFireability-12 495608 m, 99121 m/sec, 740033 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 Peterson-COL-5-CTLFireability-12 1001506 m, 101179 m/sec, 1525156 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 Peterson-COL-5-CTLFireability-12 1512152 m, 102129 m/sec, 2321979 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 Peterson-COL-5-CTLFireability-12 2035401 m, 104649 m/sec, 3122383 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 Peterson-COL-5-CTLFireability-12 2545710 m, 102061 m/sec, 3911985 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 Peterson-COL-5-CTLFireability-12 3055060 m, 101870 m/sec, 4708130 t fired, . Pages in use: 32 Visible: 16 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AGEF 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 Peterson-COL-5-CTLFireability-12 3572746 m, 103537 m/sec, 5501102 t fired, . Pages in use: 32 Visible: 16 37 (type EXCL) for Peterson-COL-5-CTLFireability-12 : false 3872088 5968225 38.000000 29 no open tasks 16 VALUE PRODUCED BY CTL false CTL model checker CTL unknown AGGR CTL unknown AGGR CTL false CTL model checker CTL unknown AGGR CTL false CTL model checker CTL unknown AGGR CTL false CTL model checker CTL true CTL model checker CTL unknown AGGR AGEF unknown AGGR CTL true CTL model checker CTL false CTL model checker CTL unknown AGGR CTL false CTL model checker CTL false CTL model checker Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-COL-5"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Peterson-COL-5, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537500578"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Peterson-COL-5.tgz
mv Peterson-COL-5 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;