fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r262-smll-167863537400546
Last Updated
May 14, 2023

About the Execution of LoLA for PermAdmissibility-PT-50

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
6269.884 1517240.00 1555818.00 4735.80 ??T?????????F??T normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r262-smll-167863537400546.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PermAdmissibility-PT-50, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-167863537400546
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 11K Feb 26 01:18 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 26 01:18 CTLCardinality.xml
-rw-r--r-- 1 mcc users 76K Feb 26 01:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 407K Feb 26 01:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Feb 25 16:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 23K Feb 25 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 92K Feb 25 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 22K Feb 26 01:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 190K Feb 26 01:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 36K Feb 26 01:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 166K Feb 26 01:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.7K Feb 25 16:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 340K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-00
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-01
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-02
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-03
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-04
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-05
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-06
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-07
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-08
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-09
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-10
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-11
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-12
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-13
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-14
FORMULA_NAME PermAdmissibility-PT-50-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678960146559

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PermAdmissibility-PT-50
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT PermAdmissibility-PT-50
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA PermAdmissibility-PT-50-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-PT-50-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PermAdmissibility-PT-50-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678961663799

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 70 (type SKEL/FNDP) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SKEL/EQUN) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SKEL/SRCH) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SKEL/SRCH) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type SKEL/SRCH) for PermAdmissibility-PT-50-CTLFireability-07
lola: result : true
lola: markings : 16
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: CANCELED task # 70 (type FNDP) for PermAdmissibility-PT-50-CTLFireability-07 (obsolete)
lola: CANCELED task # 71 (type EQUN) for PermAdmissibility-PT-50-CTLFireability-07 (obsolete)
lola: CANCELED task # 73 (type SRCH) for PermAdmissibility-PT-50-CTLFireability-07 (obsolete)
lola: FINISHED task # 70 (type SKEL/FNDP) for PermAdmissibility-PT-50-CTLFireability-07
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 7 (type EXCL) for 6 PermAdmissibility-PT-50-CTLFireability-02
lola: time limit : 115 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:663
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 76 (type SKEL/SRCH) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-71.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 71 (type SKEL/EQUN) for PermAdmissibility-PT-50-CTLFireability-07
lola: result : true
lola: FINISHED task # 76 (type SKEL/SRCH) for PermAdmissibility-PT-50-CTLFireability-07
lola: result : false
lola: markings : 846
lola: fired transitions : 880
lola: time used : 1.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: FINISHED task # 7 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-02
lola: result : true
lola: markings : 542
lola: fired transitions : 2277
lola: time used : 1.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 77 (type EXCL) for 18 PermAdmissibility-PT-50-CTLFireability-06
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:663
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 82 (type FNDP) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type EQUN) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SRCH) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 82 (type FNDP) for PermAdmissibility-PT-50-CTLFireability-07
lola: result : true
lola: fired transitions : 48
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: CANCELED task # 83 (type EQUN) for PermAdmissibility-PT-50-CTLFireability-07 (obsolete)
lola: CANCELED task # 85 (type SRCH) for PermAdmissibility-PT-50-CTLFireability-07 (obsolete)
lola: FINISHED task # 85 (type SRCH) for PermAdmissibility-PT-50-CTLFireability-07
lola: result : true
lola: markings : 16
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/CTLFireability-83.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 10 0 0 4
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 4/199 1/32 PermAdmissibility-PT-50-CTLFireability-06 155617 m, 31123 m/sec, 889129 t fired, .

Time elapsed: 16 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 10 0 0 4
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 9/199 2/32 PermAdmissibility-PT-50-CTLFireability-06 309903 m, 30857 m/sec, 1875966 t fired, .

Time elapsed: 21 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 10 0 0 4
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 14/199 2/32 PermAdmissibility-PT-50-CTLFireability-06 452801 m, 28579 m/sec, 2955944 t fired, .

Time elapsed: 26 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16

lola: FINISHED task # 83 (type EQUN) for PermAdmissibility-PT-50-CTLFireability-07
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 19/199 3/32 PermAdmissibility-PT-50-CTLFireability-06 608608 m, 31161 m/sec, 4006542 t fired, .

Time elapsed: 31 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 24/199 4/32 PermAdmissibility-PT-50-CTLFireability-06 738956 m, 26069 m/sec, 4898020 t fired, .

Time elapsed: 36 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 29/199 4/32 PermAdmissibility-PT-50-CTLFireability-06 882700 m, 28748 m/sec, 5910018 t fired, .

Time elapsed: 41 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 34/199 5/32 PermAdmissibility-PT-50-CTLFireability-06 1019875 m, 27435 m/sec, 6850782 t fired, .

Time elapsed: 46 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 39/199 5/32 PermAdmissibility-PT-50-CTLFireability-06 1153464 m, 26717 m/sec, 7914005 t fired, .

Time elapsed: 51 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 44/199 6/32 PermAdmissibility-PT-50-CTLFireability-06 1294042 m, 28115 m/sec, 8948160 t fired, .

Time elapsed: 56 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 49/199 6/32 PermAdmissibility-PT-50-CTLFireability-06 1432055 m, 27602 m/sec, 10011564 t fired, .

Time elapsed: 61 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 54/199 7/32 PermAdmissibility-PT-50-CTLFireability-06 1573255 m, 28240 m/sec, 11179023 t fired, .

Time elapsed: 66 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 59/199 8/32 PermAdmissibility-PT-50-CTLFireability-06 1704990 m, 26347 m/sec, 12347567 t fired, .

Time elapsed: 71 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 64/199 8/32 PermAdmissibility-PT-50-CTLFireability-06 1849453 m, 28892 m/sec, 13516416 t fired, .

Time elapsed: 76 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 69/199 9/32 PermAdmissibility-PT-50-CTLFireability-06 1975970 m, 25303 m/sec, 14667160 t fired, .

Time elapsed: 81 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 74/199 9/32 PermAdmissibility-PT-50-CTLFireability-06 2117695 m, 28345 m/sec, 15800258 t fired, .

Time elapsed: 86 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 79/199 10/32 PermAdmissibility-PT-50-CTLFireability-06 2272394 m, 30939 m/sec, 16903630 t fired, .

Time elapsed: 91 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 84/199 10/32 PermAdmissibility-PT-50-CTLFireability-06 2428086 m, 31138 m/sec, 17980578 t fired, .

Time elapsed: 96 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 89/199 11/32 PermAdmissibility-PT-50-CTLFireability-06 2581895 m, 30761 m/sec, 19082752 t fired, .

Time elapsed: 101 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 94/199 12/32 PermAdmissibility-PT-50-CTLFireability-06 2720761 m, 27773 m/sec, 20135153 t fired, .

Time elapsed: 106 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 99/199 12/32 PermAdmissibility-PT-50-CTLFireability-06 2848527 m, 25553 m/sec, 21191706 t fired, .

Time elapsed: 111 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 104/199 13/32 PermAdmissibility-PT-50-CTLFireability-06 2987401 m, 27774 m/sec, 22310973 t fired, .

Time elapsed: 116 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 109/199 13/32 PermAdmissibility-PT-50-CTLFireability-06 3119993 m, 26518 m/sec, 23301383 t fired, .

Time elapsed: 121 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 114/199 14/32 PermAdmissibility-PT-50-CTLFireability-06 3246801 m, 25361 m/sec, 24385519 t fired, .

Time elapsed: 126 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 119/199 14/32 PermAdmissibility-PT-50-CTLFireability-06 3387922 m, 28224 m/sec, 25465207 t fired, .

Time elapsed: 131 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 124/199 15/32 PermAdmissibility-PT-50-CTLFireability-06 3518786 m, 26172 m/sec, 26568542 t fired, .

Time elapsed: 136 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 129/199 16/32 PermAdmissibility-PT-50-CTLFireability-06 3665968 m, 29436 m/sec, 27608529 t fired, .

Time elapsed: 141 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 134/199 16/32 PermAdmissibility-PT-50-CTLFireability-06 3809628 m, 28732 m/sec, 28690016 t fired, .

Time elapsed: 146 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 139/199 17/32 PermAdmissibility-PT-50-CTLFireability-06 3945607 m, 27195 m/sec, 29740456 t fired, .

Time elapsed: 151 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 144/199 17/32 PermAdmissibility-PT-50-CTLFireability-06 4073645 m, 25607 m/sec, 30893511 t fired, .

Time elapsed: 156 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 149/199 18/32 PermAdmissibility-PT-50-CTLFireability-06 4203039 m, 25878 m/sec, 32051353 t fired, .

Time elapsed: 161 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 154/199 18/32 PermAdmissibility-PT-50-CTLFireability-06 4321294 m, 23651 m/sec, 33195692 t fired, .

Time elapsed: 166 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 159/199 19/32 PermAdmissibility-PT-50-CTLFireability-06 4462650 m, 28271 m/sec, 34291695 t fired, .

Time elapsed: 171 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 164/199 19/32 PermAdmissibility-PT-50-CTLFireability-06 4607097 m, 28889 m/sec, 35407997 t fired, .

Time elapsed: 176 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 169/199 20/32 PermAdmissibility-PT-50-CTLFireability-06 4734205 m, 25421 m/sec, 36482373 t fired, .

Time elapsed: 181 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 174/199 20/32 PermAdmissibility-PT-50-CTLFireability-06 4864031 m, 25965 m/sec, 37569242 t fired, .

Time elapsed: 186 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 179/199 21/32 PermAdmissibility-PT-50-CTLFireability-06 4989499 m, 25093 m/sec, 38667797 t fired, .

Time elapsed: 191 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 184/199 22/32 PermAdmissibility-PT-50-CTLFireability-06 5123288 m, 26757 m/sec, 39796261 t fired, .

Time elapsed: 196 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 189/199 22/32 PermAdmissibility-PT-50-CTLFireability-06 5258931 m, 27128 m/sec, 40983277 t fired, .

Time elapsed: 201 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 194/199 23/32 PermAdmissibility-PT-50-CTLFireability-06 5393105 m, 26834 m/sec, 42169429 t fired, .

Time elapsed: 206 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 199/199 23/32 PermAdmissibility-PT-50-CTLFireability-06 5514795 m, 24338 m/sec, 43352884 t fired, .

Time elapsed: 211 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 77 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-06 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 1 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 216 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 PermAdmissibility-PT-50-CTLFireability-15
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 77 (type EXCL) for 18 PermAdmissibility-PT-50-CTLFireability-06
lola: time limit : 3384 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-15
lola: result : true
lola: markings : 801
lola: fired transitions : 803
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 5/199 1/5 PermAdmissibility-PT-50-CTLFireability-06 156939 m, -1071571 m/sec, 896008 t fired, .

Time elapsed: 221 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 10/199 2/5 PermAdmissibility-PT-50-CTLFireability-06 314438 m, 31499 m/sec, 1906839 t fired, .

Time elapsed: 226 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 15/199 2/5 PermAdmissibility-PT-50-CTLFireability-06 464429 m, 29998 m/sec, 3048785 t fired, .

Time elapsed: 231 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 20/199 3/5 PermAdmissibility-PT-50-CTLFireability-06 625943 m, 32302 m/sec, 4109767 t fired, .

Time elapsed: 236 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 25/199 4/5 PermAdmissibility-PT-50-CTLFireability-06 778062 m, 30423 m/sec, 5182489 t fired, .

Time elapsed: 241 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 30/199 4/5 PermAdmissibility-PT-50-CTLFireability-06 924203 m, 29228 m/sec, 6222776 t fired, .

Time elapsed: 246 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 EXEG EXCL 35/199 5/5 PermAdmissibility-PT-50-CTLFireability-06 1073286 m, 29816 m/sec, 7274008 t fired, .

Time elapsed: 251 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 77 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 256 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 63 (type EXCL) for 62 PermAdmissibility-PT-50-CTLFireability-14
lola: time limit : 209 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 5/209 2/32 PermAdmissibility-PT-50-CTLFireability-14 418053 m, 83610 m/sec, 3256181 t fired, .

Time elapsed: 261 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 10/209 4/32 PermAdmissibility-PT-50-CTLFireability-14 841669 m, 84723 m/sec, 6453278 t fired, .

Time elapsed: 266 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 15/209 6/32 PermAdmissibility-PT-50-CTLFireability-14 1254086 m, 82483 m/sec, 9618043 t fired, .

Time elapsed: 271 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 20/209 7/32 PermAdmissibility-PT-50-CTLFireability-14 1589010 m, 66984 m/sec, 13033273 t fired, .

Time elapsed: 276 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 25/209 9/32 PermAdmissibility-PT-50-CTLFireability-14 1906084 m, 63414 m/sec, 16381135 t fired, .

Time elapsed: 281 secs. Pages in use: 33
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 30/209 10/32 PermAdmissibility-PT-50-CTLFireability-14 2211031 m, 60989 m/sec, 19655636 t fired, .

Time elapsed: 286 secs. Pages in use: 34
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 35/209 11/32 PermAdmissibility-PT-50-CTLFireability-14 2540362 m, 65866 m/sec, 22847951 t fired, .

Time elapsed: 291 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 40/209 13/32 PermAdmissibility-PT-50-CTLFireability-14 2874030 m, 66733 m/sec, 26067002 t fired, .

Time elapsed: 296 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 45/209 14/32 PermAdmissibility-PT-50-CTLFireability-14 3184764 m, 62146 m/sec, 29270762 t fired, .

Time elapsed: 301 secs. Pages in use: 38
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 50/209 15/32 PermAdmissibility-PT-50-CTLFireability-14 3495655 m, 62178 m/sec, 32561533 t fired, .

Time elapsed: 306 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 55/209 17/32 PermAdmissibility-PT-50-CTLFireability-14 3820586 m, 64986 m/sec, 35757329 t fired, .

Time elapsed: 311 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 60/209 18/32 PermAdmissibility-PT-50-CTLFireability-14 4145992 m, 65081 m/sec, 39049209 t fired, .

Time elapsed: 316 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 65/209 19/32 PermAdmissibility-PT-50-CTLFireability-14 4449589 m, 60719 m/sec, 42235667 t fired, .

Time elapsed: 321 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 70/209 21/32 PermAdmissibility-PT-50-CTLFireability-14 4768819 m, 63846 m/sec, 45398770 t fired, .

Time elapsed: 326 secs. Pages in use: 45
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 75/209 22/32 PermAdmissibility-PT-50-CTLFireability-14 5076783 m, 61592 m/sec, 48640102 t fired, .

Time elapsed: 331 secs. Pages in use: 46
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 80/209 23/32 PermAdmissibility-PT-50-CTLFireability-14 5381477 m, 60938 m/sec, 51906921 t fired, .

Time elapsed: 336 secs. Pages in use: 47
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 85/209 25/32 PermAdmissibility-PT-50-CTLFireability-14 5677498 m, 59204 m/sec, 55033773 t fired, .

Time elapsed: 341 secs. Pages in use: 49
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 90/209 26/32 PermAdmissibility-PT-50-CTLFireability-14 5970188 m, 58538 m/sec, 58139608 t fired, .

Time elapsed: 346 secs. Pages in use: 50
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 95/209 27/32 PermAdmissibility-PT-50-CTLFireability-14 6270172 m, 59996 m/sec, 61211904 t fired, .

Time elapsed: 351 secs. Pages in use: 51
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 100/209 28/32 PermAdmissibility-PT-50-CTLFireability-14 6556043 m, 57174 m/sec, 64306816 t fired, .

Time elapsed: 356 secs. Pages in use: 52
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 105/209 30/32 PermAdmissibility-PT-50-CTLFireability-14 6848001 m, 58391 m/sec, 67387173 t fired, .

Time elapsed: 361 secs. Pages in use: 54
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 110/209 31/32 PermAdmissibility-PT-50-CTLFireability-14 7119278 m, 54255 m/sec, 70465360 t fired, .

Time elapsed: 366 secs. Pages in use: 55
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 115/209 32/32 PermAdmissibility-PT-50-CTLFireability-14 7386176 m, 53379 m/sec, 73575292 t fired, .

Time elapsed: 371 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 63 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 376 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 59 PermAdmissibility-PT-50-CTLFireability-13
lola: time limit : 214 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 5/214 2/32 PermAdmissibility-PT-50-CTLFireability-13 406871 m, 81374 m/sec, 3171819 t fired, .

Time elapsed: 381 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 10/214 4/32 PermAdmissibility-PT-50-CTLFireability-13 819767 m, 82579 m/sec, 6288352 t fired, .

Time elapsed: 386 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 15/214 6/32 PermAdmissibility-PT-50-CTLFireability-13 1223383 m, 80723 m/sec, 9375094 t fired, .

Time elapsed: 391 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 20/214 7/32 PermAdmissibility-PT-50-CTLFireability-13 1563754 m, 68074 m/sec, 12724805 t fired, .

Time elapsed: 396 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 25/214 9/32 PermAdmissibility-PT-50-CTLFireability-13 1875996 m, 62448 m/sec, 16052429 t fired, .

Time elapsed: 401 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 30/214 10/32 PermAdmissibility-PT-50-CTLFireability-13 2184605 m, 61721 m/sec, 19294927 t fired, .

Time elapsed: 406 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 35/214 11/32 PermAdmissibility-PT-50-CTLFireability-13 2501674 m, 63413 m/sec, 22476322 t fired, .

Time elapsed: 411 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 40/214 13/32 PermAdmissibility-PT-50-CTLFireability-13 2829359 m, 65537 m/sec, 25665085 t fired, .

Time elapsed: 416 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 45/214 14/32 PermAdmissibility-PT-50-CTLFireability-13 3138228 m, 61773 m/sec, 28849520 t fired, .

Time elapsed: 421 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 50/214 15/32 PermAdmissibility-PT-50-CTLFireability-13 3454165 m, 63187 m/sec, 32103305 t fired, .

Time elapsed: 426 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 55/214 17/32 PermAdmissibility-PT-50-CTLFireability-13 3763762 m, 61919 m/sec, 35282878 t fired, .

Time elapsed: 431 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 60/214 18/32 PermAdmissibility-PT-50-CTLFireability-13 4097400 m, 66727 m/sec, 38529736 t fired, .

Time elapsed: 436 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 65/214 19/32 PermAdmissibility-PT-50-CTLFireability-13 4397542 m, 60028 m/sec, 41700017 t fired, .

Time elapsed: 441 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 70/214 21/32 PermAdmissibility-PT-50-CTLFireability-13 4708430 m, 62177 m/sec, 44818715 t fired, .

Time elapsed: 446 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 75/214 22/32 PermAdmissibility-PT-50-CTLFireability-13 5019892 m, 62292 m/sec, 47998724 t fired, .

Time elapsed: 451 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 80/214 23/32 PermAdmissibility-PT-50-CTLFireability-13 5322920 m, 60605 m/sec, 51234735 t fired, .

Time elapsed: 456 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 85/214 24/32 PermAdmissibility-PT-50-CTLFireability-13 5617664 m, 58948 m/sec, 54362917 t fired, .

Time elapsed: 461 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 90/214 26/32 PermAdmissibility-PT-50-CTLFireability-13 5901891 m, 56845 m/sec, 57450538 t fired, .

Time elapsed: 466 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 95/214 27/32 PermAdmissibility-PT-50-CTLFireability-13 6203842 m, 60390 m/sec, 60501443 t fired, .

Time elapsed: 471 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 100/214 28/32 PermAdmissibility-PT-50-CTLFireability-13 6490614 m, 57354 m/sec, 63552260 t fired, .

Time elapsed: 476 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 105/214 29/32 PermAdmissibility-PT-50-CTLFireability-13 6777657 m, 57408 m/sec, 66616147 t fired, .

Time elapsed: 481 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 110/214 30/32 PermAdmissibility-PT-50-CTLFireability-13 7047754 m, 54019 m/sec, 69681266 t fired, .

Time elapsed: 486 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 115/214 32/32 PermAdmissibility-PT-50-CTLFireability-13 7319473 m, 54343 m/sec, 72758766 t fired, .

Time elapsed: 491 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 496 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 57 (type EXCL) for 56 PermAdmissibility-PT-50-CTLFireability-12
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-12
lola: result : false
lola: markings : 801
lola: fired transitions : 1603
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 PermAdmissibility-PT-50-CTLFireability-11
lola: time limit : 238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/238 1/32 PermAdmissibility-PT-50-CTLFireability-11 168435 m, 33687 m/sec, 1309884 t fired, .

Time elapsed: 501 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/238 2/32 PermAdmissibility-PT-50-CTLFireability-11 335592 m, 33431 m/sec, 2740749 t fired, .

Time elapsed: 506 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 15/238 3/32 PermAdmissibility-PT-50-CTLFireability-11 498991 m, 32679 m/sec, 4122482 t fired, .

Time elapsed: 511 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 20/238 3/32 PermAdmissibility-PT-50-CTLFireability-11 657787 m, 31759 m/sec, 5505921 t fired, .

Time elapsed: 516 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 25/238 4/32 PermAdmissibility-PT-50-CTLFireability-11 843142 m, 37071 m/sec, 6887761 t fired, .

Time elapsed: 521 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 30/238 5/32 PermAdmissibility-PT-50-CTLFireability-11 1004447 m, 32261 m/sec, 8319916 t fired, .

Time elapsed: 526 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 35/238 5/32 PermAdmissibility-PT-50-CTLFireability-11 1167448 m, 32600 m/sec, 9755657 t fired, .

Time elapsed: 531 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 40/238 6/32 PermAdmissibility-PT-50-CTLFireability-11 1336813 m, 33873 m/sec, 11165142 t fired, .

Time elapsed: 536 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 45/238 7/32 PermAdmissibility-PT-50-CTLFireability-11 1478347 m, 28306 m/sec, 12635112 t fired, .

Time elapsed: 541 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 50/238 7/32 PermAdmissibility-PT-50-CTLFireability-11 1601242 m, 24579 m/sec, 14109408 t fired, .

Time elapsed: 546 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 55/238 8/32 PermAdmissibility-PT-50-CTLFireability-11 1731350 m, 26021 m/sec, 15558651 t fired, .

Time elapsed: 551 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 60/238 8/32 PermAdmissibility-PT-50-CTLFireability-11 1862626 m, 26255 m/sec, 16969437 t fired, .

Time elapsed: 556 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 65/238 9/32 PermAdmissibility-PT-50-CTLFireability-11 1987923 m, 25059 m/sec, 18396771 t fired, .

Time elapsed: 561 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 70/238 10/32 PermAdmissibility-PT-50-CTLFireability-11 2116513 m, 25718 m/sec, 19831864 t fired, .

Time elapsed: 566 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 75/238 10/32 PermAdmissibility-PT-50-CTLFireability-11 2239797 m, 24656 m/sec, 21279938 t fired, .

Time elapsed: 571 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 80/238 11/32 PermAdmissibility-PT-50-CTLFireability-11 2369787 m, 25998 m/sec, 22709336 t fired, .

Time elapsed: 576 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 85/238 11/32 PermAdmissibility-PT-50-CTLFireability-11 2512505 m, 28543 m/sec, 24152542 t fired, .

Time elapsed: 581 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 90/238 12/32 PermAdmissibility-PT-50-CTLFireability-11 2660158 m, 29530 m/sec, 25574803 t fired, .

Time elapsed: 586 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 95/238 12/32 PermAdmissibility-PT-50-CTLFireability-11 2801658 m, 28300 m/sec, 27005136 t fired, .

Time elapsed: 591 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 100/238 13/32 PermAdmissibility-PT-50-CTLFireability-11 2939623 m, 27593 m/sec, 28506921 t fired, .

Time elapsed: 596 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 105/238 14/32 PermAdmissibility-PT-50-CTLFireability-11 3066662 m, 25407 m/sec, 30001595 t fired, .

Time elapsed: 601 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 110/238 14/32 PermAdmissibility-PT-50-CTLFireability-11 3209574 m, 28582 m/sec, 31526093 t fired, .

Time elapsed: 606 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 115/238 15/32 PermAdmissibility-PT-50-CTLFireability-11 3341775 m, 26440 m/sec, 33018578 t fired, .

Time elapsed: 611 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 120/238 15/32 PermAdmissibility-PT-50-CTLFireability-11 3464087 m, 24462 m/sec, 34479197 t fired, .

Time elapsed: 616 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 125/238 16/32 PermAdmissibility-PT-50-CTLFireability-11 3584309 m, 24044 m/sec, 35974179 t fired, .

Time elapsed: 621 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 130/238 16/32 PermAdmissibility-PT-50-CTLFireability-11 3730509 m, 29240 m/sec, 37508090 t fired, .

Time elapsed: 626 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 135/238 17/32 PermAdmissibility-PT-50-CTLFireability-11 3887968 m, 31491 m/sec, 38993811 t fired, .

Time elapsed: 631 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 140/238 18/32 PermAdmissibility-PT-50-CTLFireability-11 4012480 m, 24902 m/sec, 40459621 t fired, .

Time elapsed: 636 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 145/238 18/32 PermAdmissibility-PT-50-CTLFireability-11 4147488 m, 27001 m/sec, 41858599 t fired, .

Time elapsed: 641 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 150/238 19/32 PermAdmissibility-PT-50-CTLFireability-11 4270982 m, 24698 m/sec, 43277080 t fired, .

Time elapsed: 646 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 155/238 19/32 PermAdmissibility-PT-50-CTLFireability-11 4397156 m, 25234 m/sec, 44703591 t fired, .

Time elapsed: 651 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 160/238 20/32 PermAdmissibility-PT-50-CTLFireability-11 4529378 m, 26444 m/sec, 46131278 t fired, .

Time elapsed: 656 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 165/238 20/32 PermAdmissibility-PT-50-CTLFireability-11 4671944 m, 28513 m/sec, 47573862 t fired, .

Time elapsed: 661 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 170/238 21/32 PermAdmissibility-PT-50-CTLFireability-11 4809465 m, 27504 m/sec, 49031029 t fired, .

Time elapsed: 666 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 175/238 22/32 PermAdmissibility-PT-50-CTLFireability-11 4936032 m, 25313 m/sec, 50481732 t fired, .

Time elapsed: 671 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 180/238 22/32 PermAdmissibility-PT-50-CTLFireability-11 5068234 m, 26440 m/sec, 52020552 t fired, .

Time elapsed: 676 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 185/238 23/32 PermAdmissibility-PT-50-CTLFireability-11 5193185 m, 24990 m/sec, 53568527 t fired, .

Time elapsed: 681 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 190/238 23/32 PermAdmissibility-PT-50-CTLFireability-11 5340393 m, 29441 m/sec, 55117303 t fired, .

Time elapsed: 686 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 196/238 24/32 PermAdmissibility-PT-50-CTLFireability-11 5463416 m, 24604 m/sec, 56505976 t fired, .

Time elapsed: 692 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 201/238 24/32 PermAdmissibility-PT-50-CTLFireability-11 5591159 m, 25548 m/sec, 57899979 t fired, .

Time elapsed: 697 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 206/238 25/32 PermAdmissibility-PT-50-CTLFireability-11 5713404 m, 24449 m/sec, 59273919 t fired, .

Time elapsed: 702 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 211/238 25/32 PermAdmissibility-PT-50-CTLFireability-11 5830436 m, 23406 m/sec, 60676733 t fired, .

Time elapsed: 707 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 216/238 26/32 PermAdmissibility-PT-50-CTLFireability-11 5949743 m, 23861 m/sec, 62076264 t fired, .

Time elapsed: 712 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 221/238 26/32 PermAdmissibility-PT-50-CTLFireability-11 6086683 m, 27388 m/sec, 63458787 t fired, .

Time elapsed: 717 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 226/238 27/32 PermAdmissibility-PT-50-CTLFireability-11 6218316 m, 26326 m/sec, 64890592 t fired, .

Time elapsed: 722 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 231/238 27/32 PermAdmissibility-PT-50-CTLFireability-11 6338117 m, 23960 m/sec, 66343749 t fired, .

Time elapsed: 727 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 236/238 28/32 PermAdmissibility-PT-50-CTLFireability-11 6469845 m, 26345 m/sec, 67806350 t fired, .

Time elapsed: 732 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-11 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 1 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 737 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 PermAdmissibility-PT-50-CTLFireability-10
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 54 (type EXCL) for 53 PermAdmissibility-PT-50-CTLFireability-11
lola: time limit : 2863 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/238 4/32 PermAdmissibility-PT-50-CTLFireability-10 720458 m, 144091 m/sec, 2327936 t fired, .
54 CTL EXCL 5/2863 1/5 PermAdmissibility-PT-50-CTLFireability-11 181100 m, -1257749 m/sec, 1417048 t fired, .

Time elapsed: 742 secs. Pages in use: 57
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/238 6/32 PermAdmissibility-PT-50-CTLFireability-10 1321238 m, 120156 m/sec, 4772116 t fired, .
54 CTL EXCL 10/220 2/5 PermAdmissibility-PT-50-CTLFireability-11 347783 m, 33336 m/sec, 2842901 t fired, .

Time elapsed: 747 secs. Pages in use: 60
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/238 8/32 PermAdmissibility-PT-50-CTLFireability-10 1868709 m, 109494 m/sec, 7324336 t fired, .
54 CTL EXCL 15/220 3/5 PermAdmissibility-PT-50-CTLFireability-11 505471 m, 31537 m/sec, 4193477 t fired, .

Time elapsed: 752 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/238 11/32 PermAdmissibility-PT-50-CTLFireability-10 2493397 m, 124937 m/sec, 9519273 t fired, .
54 CTL EXCL 20/220 3/5 PermAdmissibility-PT-50-CTLFireability-11 665195 m, 31944 m/sec, 5563211 t fired, .

Time elapsed: 757 secs. Pages in use: 66
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/238 14/32 PermAdmissibility-PT-50-CTLFireability-10 3101053 m, 121531 m/sec, 11672618 t fired, .
54 CTL EXCL 25/220 4/5 PermAdmissibility-PT-50-CTLFireability-11 847603 m, 36481 m/sec, 6922851 t fired, .

Time elapsed: 762 secs. Pages in use: 70
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/238 16/32 PermAdmissibility-PT-50-CTLFireability-10 3752369 m, 130263 m/sec, 13760504 t fired, .
54 CTL EXCL 30/220 5/5 PermAdmissibility-PT-50-CTLFireability-11 1005541 m, 31587 m/sec, 8328134 t fired, .

Time elapsed: 767 secs. Pages in use: 73
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/238 19/32 PermAdmissibility-PT-50-CTLFireability-10 4390217 m, 127569 m/sec, 15918493 t fired, .
54 CTL EXCL 35/220 5/5 PermAdmissibility-PT-50-CTLFireability-11 1164874 m, 31866 m/sec, 9736391 t fired, .

Time elapsed: 772 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/238 22/32 PermAdmissibility-PT-50-CTLFireability-10 5003111 m, 122578 m/sec, 18129856 t fired, .

Time elapsed: 777 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/238 24/32 PermAdmissibility-PT-50-CTLFireability-10 5612097 m, 121797 m/sec, 20334137 t fired, .

Time elapsed: 782 secs. Pages in use: 76
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/238 27/32 PermAdmissibility-PT-50-CTLFireability-10 6150451 m, 107670 m/sec, 22547375 t fired, .

Time elapsed: 787 secs. Pages in use: 79
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 55/238 29/32 PermAdmissibility-PT-50-CTLFireability-10 6792654 m, 128440 m/sec, 24607864 t fired, .

Time elapsed: 792 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 60/238 32/32 PermAdmissibility-PT-50-CTLFireability-10 7367463 m, 114961 m/sec, 26983209 t fired, .

Time elapsed: 797 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 802 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 PermAdmissibility-PT-50-CTLFireability-09
lola: time limit : 254 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/254 2/32 PermAdmissibility-PT-50-CTLFireability-09 344451 m, 68890 m/sec, 3036449 t fired, .

Time elapsed: 807 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/254 4/32 PermAdmissibility-PT-50-CTLFireability-09 709171 m, 72944 m/sec, 6205807 t fired, .

Time elapsed: 812 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/254 5/32 PermAdmissibility-PT-50-CTLFireability-09 1072780 m, 72721 m/sec, 9317945 t fired, .

Time elapsed: 817 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/254 7/32 PermAdmissibility-PT-50-CTLFireability-09 1415641 m, 68572 m/sec, 12461607 t fired, .

Time elapsed: 822 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/254 8/32 PermAdmissibility-PT-50-CTLFireability-09 1684245 m, 53720 m/sec, 15832420 t fired, .

Time elapsed: 827 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/254 9/32 PermAdmissibility-PT-50-CTLFireability-09 1970906 m, 57332 m/sec, 18993525 t fired, .

Time elapsed: 832 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/254 10/32 PermAdmissibility-PT-50-CTLFireability-09 2239135 m, 53645 m/sec, 22132867 t fired, .

Time elapsed: 837 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/254 11/32 PermAdmissibility-PT-50-CTLFireability-09 2522410 m, 56655 m/sec, 25193671 t fired, .

Time elapsed: 842 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/254 12/32 PermAdmissibility-PT-50-CTLFireability-09 2812814 m, 58080 m/sec, 28306832 t fired, .

Time elapsed: 847 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 50/254 14/32 PermAdmissibility-PT-50-CTLFireability-09 3083468 m, 54130 m/sec, 31374958 t fired, .

Time elapsed: 852 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 55/254 15/32 PermAdmissibility-PT-50-CTLFireability-09 3368389 m, 56984 m/sec, 34509150 t fired, .

Time elapsed: 857 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 60/254 16/32 PermAdmissibility-PT-50-CTLFireability-09 3628150 m, 51952 m/sec, 37629919 t fired, .

Time elapsed: 862 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 65/254 17/32 PermAdmissibility-PT-50-CTLFireability-09 3929105 m, 60191 m/sec, 40724223 t fired, .

Time elapsed: 867 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 70/254 18/32 PermAdmissibility-PT-50-CTLFireability-09 4204021 m, 54983 m/sec, 43896418 t fired, .

Time elapsed: 872 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 75/254 20/32 PermAdmissibility-PT-50-CTLFireability-09 4475265 m, 54248 m/sec, 46963488 t fired, .

Time elapsed: 877 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 80/254 21/32 PermAdmissibility-PT-50-CTLFireability-09 4754820 m, 55911 m/sec, 50041123 t fired, .

Time elapsed: 882 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 85/254 22/32 PermAdmissibility-PT-50-CTLFireability-09 5033879 m, 55811 m/sec, 53201519 t fired, .

Time elapsed: 887 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 90/254 23/32 PermAdmissibility-PT-50-CTLFireability-09 5286615 m, 50547 m/sec, 56207407 t fired, .

Time elapsed: 892 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 95/254 24/32 PermAdmissibility-PT-50-CTLFireability-09 5559769 m, 54630 m/sec, 59285462 t fired, .

Time elapsed: 897 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 100/254 25/32 PermAdmissibility-PT-50-CTLFireability-09 5814564 m, 50959 m/sec, 62312571 t fired, .

Time elapsed: 902 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 105/254 26/32 PermAdmissibility-PT-50-CTLFireability-09 6078663 m, 52819 m/sec, 65296417 t fired, .

Time elapsed: 907 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 110/254 27/32 PermAdmissibility-PT-50-CTLFireability-09 6335813 m, 51430 m/sec, 68276894 t fired, .

Time elapsed: 912 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 115/254 28/32 PermAdmissibility-PT-50-CTLFireability-09 6587185 m, 50274 m/sec, 71271897 t fired, .

Time elapsed: 917 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 120/254 30/32 PermAdmissibility-PT-50-CTLFireability-09 6846661 m, 51895 m/sec, 74219408 t fired, .

Time elapsed: 922 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 125/254 31/32 PermAdmissibility-PT-50-CTLFireability-09 7086740 m, 48015 m/sec, 77189572 t fired, .

Time elapsed: 927 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 130/254 32/32 PermAdmissibility-PT-50-CTLFireability-09 7327334 m, 48118 m/sec, 80186842 t fired, .

Time elapsed: 932 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 937 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 PermAdmissibility-PT-50-CTLFireability-08
lola: time limit : 266 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/266 4/32 PermAdmissibility-PT-50-CTLFireability-08 755455 m, 151091 m/sec, 1963963 t fired, .

Time elapsed: 942 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/266 7/32 PermAdmissibility-PT-50-CTLFireability-08 1465988 m, 142106 m/sec, 4163496 t fired, .

Time elapsed: 947 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/266 10/32 PermAdmissibility-PT-50-CTLFireability-08 2147469 m, 136296 m/sec, 6387678 t fired, .

Time elapsed: 952 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/266 13/32 PermAdmissibility-PT-50-CTLFireability-08 2851441 m, 140794 m/sec, 8520596 t fired, .

Time elapsed: 957 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/266 16/32 PermAdmissibility-PT-50-CTLFireability-08 3548377 m, 139387 m/sec, 10637929 t fired, .

Time elapsed: 962 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/266 18/32 PermAdmissibility-PT-50-CTLFireability-08 4232275 m, 136779 m/sec, 12765493 t fired, .

Time elapsed: 967 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/266 21/32 PermAdmissibility-PT-50-CTLFireability-08 4872360 m, 128017 m/sec, 14865430 t fired, .

Time elapsed: 972 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/266 24/32 PermAdmissibility-PT-50-CTLFireability-08 5579398 m, 141407 m/sec, 16879632 t fired, .

Time elapsed: 977 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/266 27/32 PermAdmissibility-PT-50-CTLFireability-08 6265966 m, 137313 m/sec, 18899185 t fired, .

Time elapsed: 982 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/266 30/32 PermAdmissibility-PT-50-CTLFireability-08 6932721 m, 133351 m/sec, 20965970 t fired, .

Time elapsed: 987 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 4 0 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 992 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 289 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 3 1 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/289 4/32 PermAdmissibility-PT-50-CTLFireability-07 723666 m, 144733 m/sec, 789887 t fired, .

Time elapsed: 997 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 3 1 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/289 9/32 PermAdmissibility-PT-50-CTLFireability-07 1489328 m, 153132 m/sec, 1644839 t fired, .

Time elapsed: 1002 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 3 1 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/289 13/32 PermAdmissibility-PT-50-CTLFireability-07 2252825 m, 152699 m/sec, 2498554 t fired, .

Time elapsed: 1007 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 3 1 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/289 17/32 PermAdmissibility-PT-50-CTLFireability-07 3007591 m, 150953 m/sec, 3360531 t fired, .

Time elapsed: 1012 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 3 1 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/289 21/32 PermAdmissibility-PT-50-CTLFireability-07 3766548 m, 151791 m/sec, 4205739 t fired, .

Time elapsed: 1017 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 3 1 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/289 25/32 PermAdmissibility-PT-50-CTLFireability-07 4516602 m, 150010 m/sec, 5060687 t fired, .

Time elapsed: 1022 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 3 1 0 11 0 0 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/289 29/32 PermAdmissibility-PT-50-CTLFireability-07 5266058 m, 149891 m/sec, 5925696 t fired, .

Time elapsed: 1027 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 3 0 0 11 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1032 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-07
lola: result : true
lola: markings : 374
lola: fired transitions : 376
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 366 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-07
lola: result : true
lola: markings : 252
lola: fired transitions : 254
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 PermAdmissibility-PT-50-CTLFireability-05
lola: time limit : 428 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/428 2/32 PermAdmissibility-PT-50-CTLFireability-05 347018 m, 69403 m/sec, 2856768 t fired, .

Time elapsed: 1037 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/428 4/32 PermAdmissibility-PT-50-CTLFireability-05 712987 m, 73193 m/sec, 5798073 t fired, .

Time elapsed: 1042 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/428 5/32 PermAdmissibility-PT-50-CTLFireability-05 1075434 m, 72489 m/sec, 8677814 t fired, .

Time elapsed: 1047 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/428 7/32 PermAdmissibility-PT-50-CTLFireability-05 1418101 m, 68533 m/sec, 11610492 t fired, .

Time elapsed: 1052 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/428 8/32 PermAdmissibility-PT-50-CTLFireability-05 1690099 m, 54399 m/sec, 14882976 t fired, .

Time elapsed: 1057 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/428 9/32 PermAdmissibility-PT-50-CTLFireability-05 1985024 m, 58985 m/sec, 17950434 t fired, .

Time elapsed: 1062 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/428 10/32 PermAdmissibility-PT-50-CTLFireability-05 2265668 m, 56128 m/sec, 21007042 t fired, .

Time elapsed: 1067 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/428 11/32 PermAdmissibility-PT-50-CTLFireability-05 2562664 m, 59399 m/sec, 24038366 t fired, .

Time elapsed: 1072 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/428 13/32 PermAdmissibility-PT-50-CTLFireability-05 2866760 m, 60819 m/sec, 27071589 t fired, .

Time elapsed: 1077 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/428 14/32 PermAdmissibility-PT-50-CTLFireability-05 3148365 m, 56321 m/sec, 30131162 t fired, .

Time elapsed: 1082 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/428 15/32 PermAdmissibility-PT-50-CTLFireability-05 3434785 m, 57284 m/sec, 33209102 t fired, .

Time elapsed: 1087 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/428 16/32 PermAdmissibility-PT-50-CTLFireability-05 3720265 m, 57096 m/sec, 36271462 t fired, .

Time elapsed: 1092 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/428 18/32 PermAdmissibility-PT-50-CTLFireability-05 4018398 m, 59626 m/sec, 39331784 t fired, .

Time elapsed: 1097 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/428 19/32 PermAdmissibility-PT-50-CTLFireability-05 4298980 m, 56116 m/sec, 42294434 t fired, .

Time elapsed: 1102 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/428 20/32 PermAdmissibility-PT-50-CTLFireability-05 4583440 m, 56892 m/sec, 45272059 t fired, .

Time elapsed: 1107 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/428 21/32 PermAdmissibility-PT-50-CTLFireability-05 4867033 m, 56718 m/sec, 48272235 t fired, .

Time elapsed: 1112 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 85/428 22/32 PermAdmissibility-PT-50-CTLFireability-05 5139043 m, 54402 m/sec, 51353450 t fired, .

Time elapsed: 1117 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 90/428 24/32 PermAdmissibility-PT-50-CTLFireability-05 5427892 m, 57769 m/sec, 54412500 t fired, .

Time elapsed: 1122 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 95/428 25/32 PermAdmissibility-PT-50-CTLFireability-05 5689302 m, 52282 m/sec, 57338876 t fired, .

Time elapsed: 1127 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 100/428 26/32 PermAdmissibility-PT-50-CTLFireability-05 5952171 m, 52573 m/sec, 60274846 t fired, .

Time elapsed: 1132 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 105/428 27/32 PermAdmissibility-PT-50-CTLFireability-05 6228545 m, 55274 m/sec, 63189821 t fired, .

Time elapsed: 1137 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 110/428 28/32 PermAdmissibility-PT-50-CTLFireability-05 6493748 m, 53040 m/sec, 66112853 t fired, .

Time elapsed: 1142 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 115/428 29/32 PermAdmissibility-PT-50-CTLFireability-05 6761170 m, 53484 m/sec, 69050044 t fired, .

Time elapsed: 1147 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 120/428 30/32 PermAdmissibility-PT-50-CTLFireability-05 7008979 m, 49561 m/sec, 71957200 t fired, .

Time elapsed: 1152 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 125/428 31/32 PermAdmissibility-PT-50-CTLFireability-05 7260421 m, 50288 m/sec, 74904161 t fired, .

Time elapsed: 1157 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 130/428 32/32 PermAdmissibility-PT-50-CTLFireability-05 7508945 m, 49704 m/sec, 78001900 t fired, .

Time elapsed: 1162 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1167 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 PermAdmissibility-PT-50-CTLFireability-04
lola: time limit : 486 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/486 8/32 PermAdmissibility-PT-50-CTLFireability-04 1385048 m, 277009 m/sec, 1753945 t fired, .

Time elapsed: 1172 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/486 16/32 PermAdmissibility-PT-50-CTLFireability-04 2815048 m, 286000 m/sec, 3609867 t fired, .

Time elapsed: 1177 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/486 24/32 PermAdmissibility-PT-50-CTLFireability-04 4217011 m, 280392 m/sec, 5445683 t fired, .

Time elapsed: 1182 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/486 31/32 PermAdmissibility-PT-50-CTLFireability-04 5622296 m, 281057 m/sec, 7296348 t fired, .

Time elapsed: 1187 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1192 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 PermAdmissibility-PT-50-CTLFireability-03
lola: time limit : 602 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/602 7/32 PermAdmissibility-PT-50-CTLFireability-03 1239268 m, 247853 m/sec, 1965264 t fired, .

Time elapsed: 1197 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/602 14/32 PermAdmissibility-PT-50-CTLFireability-03 2505260 m, 253198 m/sec, 4037152 t fired, .

Time elapsed: 1202 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/602 21/32 PermAdmissibility-PT-50-CTLFireability-03 3751209 m, 249189 m/sec, 6092880 t fired, .

Time elapsed: 1207 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/602 27/32 PermAdmissibility-PT-50-CTLFireability-03 4984326 m, 246623 m/sec, 8140511 t fired, .

Time elapsed: 1212 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1217 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 PermAdmissibility-PT-50-CTLFireability-01
lola: time limit : 794 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/794 2/32 PermAdmissibility-PT-50-CTLFireability-01 333235 m, 66647 m/sec, 2280216 t fired, .

Time elapsed: 1222 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/794 3/32 PermAdmissibility-PT-50-CTLFireability-01 676737 m, 68700 m/sec, 4586590 t fired, .

Time elapsed: 1227 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/794 5/32 PermAdmissibility-PT-50-CTLFireability-01 1025548 m, 69762 m/sec, 6844817 t fired, .

Time elapsed: 1232 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/794 6/32 PermAdmissibility-PT-50-CTLFireability-01 1362325 m, 67355 m/sec, 9169039 t fired, .

Time elapsed: 1237 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/794 7/32 PermAdmissibility-PT-50-CTLFireability-01 1631002 m, 53735 m/sec, 11885582 t fired, .

Time elapsed: 1242 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/794 9/32 PermAdmissibility-PT-50-CTLFireability-01 1904058 m, 54611 m/sec, 14451810 t fired, .

Time elapsed: 1247 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/794 10/32 PermAdmissibility-PT-50-CTLFireability-01 2173594 m, 53907 m/sec, 16968297 t fired, .

Time elapsed: 1252 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/794 11/32 PermAdmissibility-PT-50-CTLFireability-01 2441121 m, 53505 m/sec, 19477236 t fired, .

Time elapsed: 1257 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/794 12/32 PermAdmissibility-PT-50-CTLFireability-01 2725745 m, 56924 m/sec, 21921734 t fired, .

Time elapsed: 1262 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/794 13/32 PermAdmissibility-PT-50-CTLFireability-01 3002376 m, 55326 m/sec, 24419384 t fired, .

Time elapsed: 1267 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/794 14/32 PermAdmissibility-PT-50-CTLFireability-01 3281461 m, 55817 m/sec, 26891110 t fired, .

Time elapsed: 1272 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/794 16/32 PermAdmissibility-PT-50-CTLFireability-01 3534679 m, 50643 m/sec, 29507452 t fired, .

Time elapsed: 1277 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/794 17/32 PermAdmissibility-PT-50-CTLFireability-01 3821985 m, 57461 m/sec, 31945204 t fired, .

Time elapsed: 1282 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/794 18/32 PermAdmissibility-PT-50-CTLFireability-01 4102698 m, 56142 m/sec, 34472302 t fired, .

Time elapsed: 1287 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/794 19/32 PermAdmissibility-PT-50-CTLFireability-01 4363814 m, 52223 m/sec, 36972256 t fired, .

Time elapsed: 1292 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/794 20/32 PermAdmissibility-PT-50-CTLFireability-01 4633584 m, 53954 m/sec, 39396426 t fired, .

Time elapsed: 1297 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/794 21/32 PermAdmissibility-PT-50-CTLFireability-01 4904471 m, 54177 m/sec, 41895738 t fired, .

Time elapsed: 1302 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/794 23/32 PermAdmissibility-PT-50-CTLFireability-01 5163823 m, 51870 m/sec, 44465048 t fired, .

Time elapsed: 1307 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/794 24/32 PermAdmissibility-PT-50-CTLFireability-01 5435016 m, 54238 m/sec, 46970958 t fired, .

Time elapsed: 1312 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/794 25/32 PermAdmissibility-PT-50-CTLFireability-01 5686352 m, 50267 m/sec, 49423014 t fired, .

Time elapsed: 1317 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/794 26/32 PermAdmissibility-PT-50-CTLFireability-01 5933662 m, 49462 m/sec, 51864062 t fired, .

Time elapsed: 1322 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 110/794 27/32 PermAdmissibility-PT-50-CTLFireability-01 6197821 m, 52831 m/sec, 54245280 t fired, .

Time elapsed: 1327 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 115/794 28/32 PermAdmissibility-PT-50-CTLFireability-01 6451278 m, 50691 m/sec, 56655065 t fired, .

Time elapsed: 1332 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 120/794 29/32 PermAdmissibility-PT-50-CTLFireability-01 6696165 m, 48977 m/sec, 59108129 t fired, .

Time elapsed: 1337 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 125/794 30/32 PermAdmissibility-PT-50-CTLFireability-01 6945803 m, 49927 m/sec, 61542000 t fired, .

Time elapsed: 1342 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 130/794 31/32 PermAdmissibility-PT-50-CTLFireability-01 7183066 m, 47452 m/sec, 63991209 t fired, .

Time elapsed: 1347 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 135/794 32/32 PermAdmissibility-PT-50-CTLFireability-01 7415944 m, 46575 m/sec, 66511852 t fired, .

Time elapsed: 1352 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1357 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 PermAdmissibility-PT-50-CTLFireability-00
lola: time limit : 1121 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1121 7/32 PermAdmissibility-PT-50-CTLFireability-00 1155454 m, 231090 m/sec, 3386963 t fired, .

Time elapsed: 1362 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1121 13/32 PermAdmissibility-PT-50-CTLFireability-00 2291545 m, 227218 m/sec, 6863669 t fired, .

Time elapsed: 1367 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1121 19/32 PermAdmissibility-PT-50-CTLFireability-00 3416743 m, 225039 m/sec, 10326418 t fired, .

Time elapsed: 1372 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1121 25/32 PermAdmissibility-PT-50-CTLFireability-00 4526786 m, 222008 m/sec, 13748878 t fired, .

Time elapsed: 1377 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1121 31/32 PermAdmissibility-PT-50-CTLFireability-00 5602189 m, 215080 m/sec, 17096993 t fired, .

Time elapsed: 1382 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 1 0 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1387 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 80 (type EXCL) for 21 PermAdmissibility-PT-50-CTLFireability-07
lola: time limit : 2213 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 5/2213 2/32 PermAdmissibility-PT-50-CTLFireability-07 326419 m, 65283 m/sec, 3650269 t fired, .

Time elapsed: 1392 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 10/2213 3/32 PermAdmissibility-PT-50-CTLFireability-07 688314 m, 72379 m/sec, 7391776 t fired, .

Time elapsed: 1397 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 15/2213 5/32 PermAdmissibility-PT-50-CTLFireability-07 1095344 m, 81406 m/sec, 11006572 t fired, .

Time elapsed: 1402 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 20/2213 6/32 PermAdmissibility-PT-50-CTLFireability-07 1438679 m, 68667 m/sec, 14699427 t fired, .

Time elapsed: 1407 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 25/2213 7/32 PermAdmissibility-PT-50-CTLFireability-07 1766408 m, 65545 m/sec, 18372556 t fired, .

Time elapsed: 1412 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 30/2213 9/32 PermAdmissibility-PT-50-CTLFireability-07 2164927 m, 79703 m/sec, 21904968 t fired, .

Time elapsed: 1417 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 35/2213 10/32 PermAdmissibility-PT-50-CTLFireability-07 2501387 m, 67292 m/sec, 25497788 t fired, .

Time elapsed: 1422 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 40/2213 12/32 PermAdmissibility-PT-50-CTLFireability-07 2810917 m, 61906 m/sec, 29075890 t fired, .

Time elapsed: 1427 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 45/2213 13/32 PermAdmissibility-PT-50-CTLFireability-07 3168009 m, 71418 m/sec, 32574714 t fired, .

Time elapsed: 1432 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 50/2213 14/32 PermAdmissibility-PT-50-CTLFireability-07 3501217 m, 66641 m/sec, 36104061 t fired, .

Time elapsed: 1437 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 55/2213 15/32 PermAdmissibility-PT-50-CTLFireability-07 3796168 m, 58990 m/sec, 39648940 t fired, .

Time elapsed: 1442 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 60/2213 17/32 PermAdmissibility-PT-50-CTLFireability-07 4129830 m, 66732 m/sec, 43114024 t fired, .

Time elapsed: 1447 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 65/2213 18/32 PermAdmissibility-PT-50-CTLFireability-07 4490442 m, 72122 m/sec, 46535467 t fired, .

Time elapsed: 1452 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 70/2213 19/32 PermAdmissibility-PT-50-CTLFireability-07 4803789 m, 62669 m/sec, 50109598 t fired, .

Time elapsed: 1457 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 75/2213 21/32 PermAdmissibility-PT-50-CTLFireability-07 5144246 m, 68091 m/sec, 53597747 t fired, .

Time elapsed: 1462 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 80/2213 22/32 PermAdmissibility-PT-50-CTLFireability-07 5440681 m, 59287 m/sec, 57183835 t fired, .

Time elapsed: 1467 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 85/2213 23/32 PermAdmissibility-PT-50-CTLFireability-07 5712548 m, 54373 m/sec, 60774153 t fired, .

Time elapsed: 1472 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 90/2213 24/32 PermAdmissibility-PT-50-CTLFireability-07 6005268 m, 58544 m/sec, 64278806 t fired, .

Time elapsed: 1477 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 95/2213 25/32 PermAdmissibility-PT-50-CTLFireability-07 6312432 m, 61432 m/sec, 67734552 t fired, .

Time elapsed: 1482 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 100/2213 26/32 PermAdmissibility-PT-50-CTLFireability-07 6641536 m, 65820 m/sec, 71142600 t fired, .

Time elapsed: 1487 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 105/2213 28/32 PermAdmissibility-PT-50-CTLFireability-07 6949647 m, 61622 m/sec, 74618186 t fired, .

Time elapsed: 1492 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 110/2213 29/32 PermAdmissibility-PT-50-CTLFireability-07 7265761 m, 63222 m/sec, 78002512 t fired, .

Time elapsed: 1497 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 115/2213 30/32 PermAdmissibility-PT-50-CTLFireability-07 7535343 m, 53916 m/sec, 81473405 t fired, .

Time elapsed: 1502 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 120/2213 31/32 PermAdmissibility-PT-50-CTLFireability-07 7838077 m, 60546 m/sec, 84856516 t fired, .

Time elapsed: 1507 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 1 0 13 0 1 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 AGEF EXCL 125/2213 32/32 PermAdmissibility-PT-50-CTLFireability-07 8165568 m, 65498 m/sec, 88246405 t fired, .

Time elapsed: 1512 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 80 (type EXCL) for PermAdmissibility-PT-50-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PermAdmissibility-PT-50-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-06: AXAF 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-07: CONJ 0 0 0 0 13 0 2 3
PermAdmissibility-PT-50-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
PermAdmissibility-PT-50-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1517 secs. Pages in use: 84
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-PT-50-CTLFireability-00: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-01: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-02: CTL true CTL model checker
PermAdmissibility-PT-50-CTLFireability-03: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-04: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-05: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-06: AXAF unknown AGGR
PermAdmissibility-PT-50-CTLFireability-07: CONJ unknown CONJ
PermAdmissibility-PT-50-CTLFireability-08: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-09: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-10: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-11: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-12: CTL false CTL model checker
PermAdmissibility-PT-50-CTLFireability-13: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-14: CTL unknown AGGR
PermAdmissibility-PT-50-CTLFireability-15: CTL true CTL model checker


Time elapsed: 1517 secs. Pages in use: 84

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-PT-50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PermAdmissibility-PT-50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537400546"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-PT-50.tgz
mv PermAdmissibility-PT-50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;